/* Copyright Statement: * * This software/firmware and related documentation ("MediaTek Software") are * protected under relevant copyright laws. The information contained herein * is confidential and proprietary to MediaTek Inc. and/or its licensors. * Without the prior written permission of MediaTek inc. and/or its licensors, * any reproduction, modification, use or disclosure of MediaTek Software, * and information contained herein, in whole or in part, shall be strictly prohibited. */ /* MediaTek Inc. (C) 2015. All rights reserved. * * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE") * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE, * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE, * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE. * * The following software/firmware and/or related documentation ("MediaTek Software") * have been modified by MediaTek Inc. All revisions are subject to any receiver\'s * applicable license agreements with MediaTek Inc. */ #ifndef BUILD_LK #include #else #include #endif #ifdef BUILD_LK #include #include #include #elif (defined BUILD_UBOOT) #include #else #include #include #endif #include "lcm_drv.h" #ifndef BUILD_LK static bool fgisFirst = TRUE; #endif // --------------------------------------------------------------------------- // Local Constants // --------------------------------------------------------------------------- #define FRAME_WIDTH (1024) #define FRAME_HEIGHT (600) // --------------------------------------------------------------------------- // Local Variables // --------------------------------------------------------------------------- static LCM_UTIL_FUNCS lcm_util = {0}; #define SET_RESET_PIN(v) (lcm_util.set_reset_pin((v))) #define UDELAY(n) (lcm_util.udelay(n)) #define MDELAY(n) (lcm_util.mdelay(n)) #ifdef GPIO_LCM_PWR_EN #define GPIO_LCD_PWR_EN GPIO_LCM_PWR_EN #else #define GPIO_LCD_PWR_EN 0xFFFFFFFF #endif #ifdef GPIO_LCM_RST #define GPIO_LCD_RST GPIO_LCM_RST #else #define GPIO_LCD_RST 0xFFFFFFFF #endif #ifdef GPIO_LCM_BL_EN #define GPIO_LCD_BL_EN GPIO_LCM_BL_EN #else #define GPIO_LCD_BL_EN 0xFFFFFFFF #endif // --------------------------------------------------------------------------- // Local Functions // --------------------------------------------------------------------------- #define dsi_set_cmdq_V2(cmd, count, ppara, force_update) lcm_util.dsi_set_cmdq_V2(cmd, count, ppara, force_update) #define dsi_set_cmdq(pdata, queue_size, force_update) lcm_util.dsi_set_cmdq(pdata, queue_size, force_update) #define wrtie_cmd(cmd) lcm_util.dsi_write_cmd(cmd) #define write_regs(addr, pdata, byte_nums) lcm_util.dsi_write_regs(addr, pdata, byte_nums) #define read_reg(cmd) lcm_util.dsi_dcs_read_lcm_reg(cmd) #define read_reg_v2(cmd, buffer, buffer_size) lcm_util.dsi_dcs_read_lcm_reg_v2(cmd, buffer, buffer_size) #define LCM_DSI_CMD_MODE 0 #define REGFLAG_DELAY 0XFFE #define REGFLAG_END_OF_TABLE 0xFFF // END OF REGISTERS MARKER struct LCM_setting_table { unsigned cmd; unsigned char count; unsigned char para_list[64]; }; static struct LCM_setting_table lcm_initialization_setting[] = { {0x25,1,{0x55}}, {0x36,1,{0x01}}, //{0x25,1,{0x00}}, {0xB1,1,{0x30}}, {0xB2,1,{0x10}}, {0x80,1,{0x47}}, {0x81,1,{0x40}}, {0x82,1,{0x04}}, {0x83,1,{0x77}}, {0x84,1,{0x0f}}, {0x85,1,{0x70}}, {0x86,1,{0x70}}, //{0x25,1,{0x00}}, //{0x11,1,{0x00}}, {REGFLAG_DELAY,150,{}}, //{0x29,1,{0x00}}, //{REGFLAG_DELAY,70,{}}, {REGFLAG_END_OF_TABLE, 0x00, {}}, }; static void push_table(struct LCM_setting_table *table, unsigned int count, unsigned char force_update) { unsigned int i; for(i = 0; i < count; i++) { unsigned cmd; cmd = table[i].cmd; switch (cmd) { case REGFLAG_DELAY : MDELAY(table[i].count); break; case REGFLAG_END_OF_TABLE : break; default: dsi_set_cmdq_V2(cmd, table[i].count, table[i].para_list, force_update); } } } // --------------------------------------------------------------------------- // LCM Driver Implementations // --------------------------------------------------------------------------- static void lcm_set_util_funcs(const LCM_UTIL_FUNCS *util) { memcpy(&lcm_util, util, sizeof(LCM_UTIL_FUNCS)); } static void lcm_get_params(LCM_PARAMS *params) { memset(params, 0, sizeof(LCM_PARAMS)); params->type = LCM_TYPE_DSI; params->width = FRAME_WIDTH; params->height = FRAME_HEIGHT; #if (LCM_DSI_CMD_MODE) params->dsi.mode = CMD_MODE; #else params->dsi.mode = BURST_VDO_MODE; //SYNC_EVENT_VDO_MODE; //SYNC_PULSE_VDO_MODE; #endif // DSI /* Command mode setting */ // Three lane or Four lane params->dsi.LANE_NUM = LCM_TWO_LANE; //The following defined the fomat for data coming from LCD engine. params->dsi.data_format.color_order = LCM_COLOR_ORDER_RGB; params->dsi.data_format.trans_seq = LCM_DSI_TRANS_SEQ_MSB_FIRST; params->dsi.data_format.padding = LCM_DSI_PADDING_ON_LSB; params->dsi.data_format.format = LCM_DSI_FORMAT_RGB888; // Highly depends on LCD driver capability. // Not support in MT6573 params->dsi.packet_size=256; // Video mode setting params->dsi.intermediat_buffer_num = 0; params->dsi.PS=LCM_PACKED_PS_24BIT_RGB888; params->dsi.word_count=FRAME_WIDTH*3; params->dsi.vertical_sync_active = 10; params->dsi.vertical_backporch = 8; params->dsi.vertical_frontporch = 6; params->dsi.vertical_active_line = FRAME_HEIGHT; params->dsi.horizontal_sync_active = 10; params->dsi.horizontal_backporch = 60; params->dsi.horizontal_frontporch = 60; params->dsi.horizontal_blanking_pixel = 60; params->dsi.horizontal_active_pixel = FRAME_WIDTH; // Bit rate calculation // Every lane speed //params->dsi.pll_div1=0; // div1=0,1,2,3;div1_real=1,2,4,4 //params->dsi.pll_div2=0; // div2=0,1,2,3;div1_real=1,2,4,4 //params->dsi.fbk_div =0x12; // fref=26MHz, fvco=fref*(fbk_div+1)*2/(div1_real*div2_real) params->dsi.cont_clock = 1; params->dsi.ssc_disable = 0; params->dsi.PLL_CLOCK = 300; } static void lcm_set_gpio_output(unsigned int GPIO, unsigned int output) { mt_set_gpio_mode(GPIO, GPIO_MODE_00); mt_set_gpio_dir(GPIO, GPIO_DIR_OUT); mt_set_gpio_out(GPIO, (output>0)? GPIO_OUT_ONE: GPIO_OUT_ZERO); } static void lcm_initial_registers(void) { /*unsigned int data_array[16]; data_array[0]= 0x10b11500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x10b21500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x47801500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x40811500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x04821500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x77831500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x0f841500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x55871500; //0x5a871500; dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x01361500; dsi_set_cmdq(data_array, 1, 1); */ } static void lcm_init(void) { #ifdef BUILD_LK printf("[LK/LCM] lcm_init() enter\n"); lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ZERO); //MDELAY(50); //VGP1 1.8V upmu_set_rg_vgp1_vosel(0x3); upmu_set_rg_vgp1_en(0x1); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ONE); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ZERO); MDELAY(20); lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ONE); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ONE); MDELAY(200); push_table(lcm_initialization_setting, sizeof(lcm_initialization_setting) / sizeof(struct LCM_setting_table), 1); lcm_set_gpio_output(GPIO_LCD_BL_EN, GPIO_OUT_ONE); #else printk("[Kernel/LCM] lcm_init() enter\n"); //lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ZERO); //MDELAY(10); //hwPowerOn(MT65XX_POWER_LDO_VGP6, VOL_1800, "LCM"); //MDELAY(10); //lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ONE); //MDELAY(300); #endif //lcm_initial_registers(); } static void lcm_suspend(void) { #ifdef BUILD_LK printf("[LK/LCM] lcm_suspend() enter\n"); //lcm_set_gpio_output(GPIO_LCD_PWR_EN,GPIO_OUT_ZERO); //MDELAY(100); //VGP1 1.8V //upmu_set_rg_vgp1_vosel(0x0); //upmu_set_rg_vgp1_en(0x0); //MDELAY(50); #else printk("[Kernel/LCM] lcm_suspend() enter\n"); lcm_set_gpio_output(GPIO_LCD_BL_EN, GPIO_OUT_ZERO); MDELAY(10); if(fgisFirst == TRUE) { fgisFirst = FALSE; hwPowerOn(MT6323_POWER_LDO_VGP1, VOL_1800, "LCM"); } hwPowerDown(MT6323_POWER_LDO_VGP1, "LCM"); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_PWR_EN,GPIO_OUT_ZERO); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_RST,GPIO_OUT_ZERO); //MDELAY(100); #endif } static void lcm_resume(void) { #ifdef BUILD_LK printf("[LK/LCM] lcm_resume() enter\n"); //lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ZERO); //MDELAY(50); //VGP1 1.8V //upmu_set_rg_vgp1_vosel(0x3); //upmu_set_rg_vgp1_en(0x1); //MDELAY(10); //lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ONE); //MDELAY(300); #else printk("[Kernel/LCM] lcm_resume() enter\n"); hwPowerOn(MT6323_POWER_LDO_VGP1, VOL_1800, "LCM"); MDELAY(5); //lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ONE); //MDELAY(20); lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ZERO); MDELAY(20); lcm_set_gpio_output(GPIO_LCD_RST, GPIO_OUT_ONE); MDELAY(10); lcm_set_gpio_output(GPIO_LCD_PWR_EN, GPIO_OUT_ONE); MDELAY(20); push_table(lcm_initialization_setting, sizeof(lcm_initialization_setting) / sizeof(struct LCM_setting_table), 1); lcm_set_gpio_output(GPIO_LCD_BL_EN, GPIO_OUT_ONE); printk("[Kernel/LCM] lcm_resume() end\n"); //MDELAY(10); #endif } #if (LCM_DSI_CMD_MODE) static void lcm_update(unsigned int x, unsigned int y, unsigned int width, unsigned int height) { unsigned int x0 = x; unsigned int y0 = y; unsigned int x1 = x0 + width - 1; unsigned int y1 = y0 + height - 1; unsigned char x0_MSB = ((x0>>8)&0xFF); unsigned char x0_LSB = (x0&0xFF); unsigned char x1_MSB = ((x1>>8)&0xFF); unsigned char x1_LSB = (x1&0xFF); unsigned char y0_MSB = ((y0>>8)&0xFF); unsigned char y0_LSB = (y0&0xFF); unsigned char y1_MSB = ((y1>>8)&0xFF); unsigned char y1_LSB = (y1&0xFF); unsigned int data_array[16]; data_array[0]= 0x00053902; data_array[1]= (x1_MSB<<24)|(x0_LSB<<16)|(x0_MSB<<8)|0x2a; data_array[2]= (x1_LSB); dsi_set_cmdq(data_array, 3, 1); data_array[0]= 0x00053902; data_array[1]= (y1_MSB<<24)|(y0_LSB<<16)|(y0_MSB<<8)|0x2b; data_array[2]= (y1_LSB); dsi_set_cmdq(data_array, 3, 1); data_array[0]= 0x00290508; //HW bug, so need send one HS packet dsi_set_cmdq(data_array, 1, 1); data_array[0]= 0x002c3909; dsi_set_cmdq(data_array, 1, 0); } #endif LCM_DRIVER ek79007_wsvgalnl_dsi_vdo_lcm_drv = { .name = "EK79007_WSVGALNL_DSI_VDO", .set_util_funcs = lcm_set_util_funcs, .get_params = lcm_get_params, .init = lcm_init, .suspend = lcm_suspend, .resume = lcm_resume, // .init_power = lcm_power, #if (LCM_DSI_CMD_MODE) .update = lcm_update, #endif };