ddp_misc.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #define LOG_TAG "MISC"
  32. #include <platform/ddp_reg.h>
  33. #include <platform/ddp_misc.h>
  34. void ddp_bypass_color(int idx, unsigned int width, unsigned int height, void * handle)
  35. {
  36. DISP_REG_SET(handle,DISP_COLOR_INTERNAL_IP_WIDTH, width); // width
  37. DISP_REG_SET(handle,DISP_COLOR_INTERNAL_IP_HEIGHT, height); // height
  38. DISP_REG_SET(handle,DISP_COLOR_CFG_MAIN, 0x200032bc); //bypass color engine
  39. DISP_REG_SET(handle,DISP_COLOR_START, 0x2); // start
  40. DISP_REG_SET(handle,DISP_COLOR_START, 0x3); // start
  41. DISP_REG_SET(handle,DISP_COLOR_CM1_EN, 0); // disable R2Y
  42. DISP_REG_SET(handle,DISP_COLOR_CM2_EN, 0); // disable Y2R
  43. }
  44. void ddp_bypass_ccorr(unsigned int width, unsigned int height, void * handle)
  45. {
  46. DISP_REG_SET(NULL,DISP_REG_CCORR_SIZE, (width<<16) | height); // size
  47. DISP_REG_SET(NULL,DISP_REG_CCORR_EN, 1);
  48. DISP_REG_MASK(NULL,DISP_REG_CCORR_CFG, 1, 1);
  49. }
  50. void ddp_bypass_aal(unsigned int width, unsigned int height, void * handle)
  51. {
  52. DISP_REG_SET(handle,DISP_AAL_EN, 0x0); //bypass mode
  53. DISP_REG_SET_FIELD(handle,CFG_FLD_RELAY_MODE, DISP_AAL_CFG, 0x1); //relay_mode
  54. DISP_REG_SET_FIELD(handle,SIZE_FLD_HSIZE, DISP_AAL_SIZE, width); //width
  55. DISP_REG_SET_FIELD(handle,SIZE_FLD_VSIZE, DISP_AAL_SIZE, height); //height
  56. }
  57. void ddp_bypass_gamma(unsigned int width, unsigned int height, void * handle)
  58. {
  59. //Disable means bypass, so don't need to set any thing
  60. DISP_REG_SET(handle,DISP_REG_GAMMA_EN, 0x0); //bypass mode
  61. DISP_REG_SET(handle,DISP_REG_GAMMA_SIZE, (width<<16)|height);
  62. }
  63. static int config_color(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  64. {
  65. int color_idx;
  66. if (module == DISP_MODULE_COLOR0)
  67. color_idx = 0;
  68. else
  69. color_idx = 1;
  70. if (!pConfig->dst_dirty) {
  71. return 0;
  72. }
  73. ddp_bypass_color(color_idx,pConfig->dst_w, pConfig->dst_h,cmdq);
  74. ddp_bypass_ccorr(pConfig->dst_w, pConfig->dst_h,cmdq);
  75. return 0;
  76. }
  77. static int config_aal(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  78. {
  79. if (!pConfig->dst_dirty) {
  80. return 0;
  81. }
  82. ddp_bypass_aal(pConfig->dst_w, pConfig->dst_h,cmdq);
  83. return 0;
  84. }
  85. static int config_gamma(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  86. {
  87. if (!pConfig->dst_dirty) {
  88. return 0;
  89. }
  90. ddp_bypass_gamma(pConfig->dst_w, pConfig->dst_h,cmdq);
  91. return 0;
  92. }
  93. static int clock_on(DISP_MODULE_ENUM module,void * handle)
  94. {
  95. ddp_enable_module_clock(module);
  96. return 0;
  97. }
  98. static int clock_off(DISP_MODULE_ENUM module,void * handle)
  99. {
  100. ddp_disable_module_clock(module);
  101. return 0;
  102. }
  103. ///////////////////////////////////////////////////////////
  104. // color
  105. DDP_MODULE_DRIVER ddp_driver_color = {
  106. .init = clock_on,
  107. .deinit = clock_off,
  108. .config = config_color,
  109. .start = NULL,
  110. .trigger = NULL,
  111. .stop = NULL,
  112. .reset = NULL,
  113. .power_on = clock_on,
  114. .power_off = clock_off,
  115. .is_idle = NULL,
  116. .is_busy = NULL,
  117. .dump_info = NULL,
  118. .bypass = NULL,
  119. .build_cmdq = NULL,
  120. .set_lcm_utils = NULL,
  121. };
  122. // aal
  123. DDP_MODULE_DRIVER ddp_driver_aal = {
  124. .init = clock_on,
  125. .deinit = clock_off,
  126. .config = config_aal,
  127. .start = NULL,
  128. .trigger = NULL,
  129. .stop = NULL,
  130. .reset = NULL,
  131. .power_on = clock_on,
  132. .power_off = clock_off,
  133. .is_idle = NULL,
  134. .is_busy = NULL,
  135. .dump_info = NULL,
  136. .bypass = NULL,
  137. .build_cmdq = NULL,
  138. .set_lcm_utils = NULL,
  139. };
  140. // gamma
  141. DDP_MODULE_DRIVER ddp_driver_gamma = {
  142. .init = clock_on,
  143. .deinit = clock_off,
  144. .config = config_gamma,
  145. .start = NULL,
  146. .trigger = NULL,
  147. .stop = NULL,
  148. .reset = NULL,
  149. .power_on = clock_on,
  150. .power_off = clock_off,
  151. .is_idle = NULL,
  152. .is_busy = NULL,
  153. .dump_info = NULL,
  154. .bypass = NULL,
  155. .build_cmdq = NULL,
  156. .set_lcm_utils = NULL,
  157. };