| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278 |
- /* Copyright Statement:
- *
- * This software/firmware and related documentation ("MediaTek Software") are
- * protected under relevant copyright laws. The information contained herein
- * is confidential and proprietary to MediaTek Inc. and/or its licensors.
- * Without the prior written permission of MediaTek inc. and/or its licensors,
- * any reproduction, modification, use or disclosure of MediaTek Software,
- * and information contained herein, in whole or in part, shall be strictly prohibited.
- */
- /* MediaTek Inc. (C) 2015. All rights reserved.
- *
- * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
- * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
- * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
- * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
- * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
- * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
- * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
- * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
- * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
- * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
- * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
- * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
- * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
- * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
- * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
- * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
- * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
- * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
- */
- #include <platform/gpio.h>
- #if !defined(FPGA_PLATFORM)
- #include <cust_power.h>
- #include <cust_gpio_boot.h>
- #endif
- #include <platform/mt_reg_base.h>
- #include <debug.h>
- #define GPIO_INIT_DEBUG
- /*----------------------------------------------------------------------------*/
- #define GPIOTAG "[GPIO] "
- #define GPIODBG(fmt, arg...) dprintf(INFO, GPIOTAG "%s: " fmt, __FUNCTION__ ,##arg)
- #define GPIOERR(fmt, arg...) dprintf(INFO, GPIOTAG "%s: " fmt, __FUNCTION__ ,##arg)
- #define GPIOVER(fmt, arg...) dprintf(INFO, GPIOTAG "%s: " fmt, __FUNCTION__ ,##arg)
- #define GPIO_WR32(addr, data) DRV_WriteReg32(addr,data)
- #define GPIO_RD32(addr) DRV_Reg32(addr)
- #define ADDR_BIT 0
- #define VAL_BIT 1
- #define MASK_BIT 2
- /*----------------------------------------------------------------------------*/
- #ifdef FPGA_PLATFORM
- void mt_gpio_set_default(void)
- {
- return;
- }
- #else
- #include <platform/gpio_init.h>
- void mt_gpio_set_default_chip(void)
- {
- unsigned pin = 0;
- for (pin = 0; pin < MT_GPIO_BASE_MAX; pin++) {
- /* set GPIOx_MODE*/
- mt_set_gpio_mode(0x80000000 + pin , gpio_array[pin].mode);
- /* set GPIOx_DIR*/
- if (gpio_array[pin].dir != 0xFF)
- mt_set_gpio_dir(0x80000000 + pin, gpio_array[pin].dir);
- /* set GPIOx_PULL*/
- if (gpio_array[pin].pull != 0xFF)
- mt_set_gpio_pull_select(0x80000000 + pin, gpio_array[pin].pull);
- /* set GPIOx_PULLEN*/
- if (gpio_array[pin].pullen != 0xFF)
- mt_set_gpio_pull_enable(0x80000000 + pin , gpio_array[pin].pullen);
- /* set GPIOx_DATAOUT*/
- if (gpio_array[pin].dataout != 0xFF)
- mt_set_gpio_out(0x80000000 + pin, gpio_array[pin].dataout);
- /* set GPIO0_SMT */
- if (gpio_array[pin].smt != 0xFF)
- mt_set_gpio_smt(0x80000000 + pin, gpio_array[pin].smt);
- }
- }
- void mt_gpio_set_driving(void)
- {
- #if 0
- u32 val;
- u32 mask;
- /* [MT6571] for MD BSI request */
- mask = 0x3000;
- val = GPIO_RD32(IO_CFG_T_BASE+0xF0);
- val &= ~(mask);
- val |= (0x0000 & mask);
- GPIO_WR32(IO_CFG_T_BASE+0xF0, val);
- /* [MT6571] end */
- /* [MT6571] for desense request (AUD IO) */
- mask = 0x30;
- val = GPIO_RD32(IO_CFG_L_BASE+0xA0);
- val &= ~(mask);
- val |= (0x00 & mask);
- GPIO_WR32(IO_CFG_L_BASE+0xA0, val);
- /* [MT6571] end */
- #endif
- }
- void mt_gpio_set_power(u8 mc1_power,u8 mc2_power, u8 sim1_power, u8 sim2_power)
- {
- #if 0
- u32 reg=0;
- //sim1
- if (sim1_power == GPIO_VIO28) {
- reg = GPIO_RD32(IOCFG_0_BASE+0x050);
- //reg |= (0x6000);
- GPIO_WR32(IOCFG_0_BASE+0x0c28, reg);
- } else {
- reg = GPIO_RD32(IOCFG_0_BASE+0x050);
- reg &= ~(0x3f<<12);
- GPIO_WR32(IOCFG_0_BASE+0x050, reg);
- }
- //sim2
- if (sim2_power == GPIO_VIO28) {
- reg = GPIO_RD32(IOCFG_0_BASE+0x050);
- //reg |= 0x0c;
- GPIO_WR32(IOCFG_0_BASE+0x050, reg);
- } else {
- reg = GPIO_RD32(IOCFG_0_BASE+0x050);
- reg &= ~(0x3f<<6);
- GPIO_WR32(IOCFG_0_BASE+0x050, reg);
- }
- #endif
- }
- /*FIX ME: create a customized file for platform-specific operations */
- void mt_gpio_set_avoid_leakage(void)
- {
- #if 0
- #ifdef MTK_EMMC_SUPPORT
- GPIO_WR32(IO_CFG_B_BASE+0x58, 0x220000);
- #endif
- #endif
- }
- void mt_gpio_set_default(void)
- {
- //mt_gpio_set_avoid_leakage();
- mt_gpio_set_default_chip();
- //mt_gpio_set_driving();
- //mt_gpio_set_power();
- return;
- }
- /*----------------------------------------------------------------------------*/
- #if CHECK_POINT_TEST
- #if defined(GPIO_INIT_DEBUG)
- static GPIO_REGS saved;
- #endif
- void mt_gpio_checkpoint_save(void)
- {
- #if defined(GPIO_INIT_DEBUG)
- GPIO_REGS *pReg = (GPIO_REGS*)(GPIO_BASE);
- GPIO_REGS *cur = &saved;
- int idx;
- memset(cur, 0x00, sizeof(*cur));
- for (idx = 0; idx < sizeof(pReg->dir)/sizeof(pReg->dir[0]); idx++)
- cur->dir[idx].val = GPIO_RD32(&pReg->dir[idx]);
- #if 0
- for (idx = 0; idx < sizeof(pReg->pullen)/sizeof(pReg->pullen[0]); idx++)
- cur->pullen[idx].val = GPIO_RD32(&pReg->pullen[idx]);
- for (idx = 0; idx < sizeof(pReg->pullsel)/sizeof(pReg->pullsel[0]); idx++)
- cur->pullsel[idx].val =GPIO_RD32(&pReg->pullsel[idx]);
- #endif
- for (idx = 0; idx < sizeof(pReg->dout)/sizeof(pReg->dout[0]); idx++)
- cur->dout[idx].val = GPIO_RD32(&pReg->dout[idx]);
- for (idx = 0; idx < sizeof(pReg->mode)/sizeof(pReg->mode[0]); idx++)
- cur->mode[idx].val = GPIO_RD32(&pReg->mode[idx]);
- #endif
- }
- /*----------------------------------------------------------------------------*/
- EXPORT_SYMBOL(mt_gpio_checkpoint_save);
- /*----------------------------------------------------------------------------*/
- void mt_gpio_dump_diff(GPIO_REGS* pre, GPIO_REGS* cur)
- {
- #if defined(GPIO_INIT_DEBUG)
- GPIO_REGS *pReg = (GPIO_REGS*)(GPIO_BASE);
- int idx;
- unsigned char* p = (unsigned char*)pre;
- unsigned char* q = (unsigned char*)cur;
- GPIOVER("------ dumping difference between %p and %p ------\n", pre, cur);
- for (idx = 0; idx < sizeof(pReg->dir)/sizeof(pReg->dir[0]); idx++) {
- if (pre->dir[idx].val != cur->dir[idx].val)
- GPIOVER("diff: dir[%2d] : 0x%08X <=> 0x%08X\n", idx, pre->dir[idx].val, cur->dir[idx].val);
- }
- #if 0
- for (idx = 0; idx < sizeof(pReg->pullen)/sizeof(pReg->pullen[0]); idx++) {
- if (pre->pullen[idx].val != cur->pullen[idx].val)
- GPIOVER("diff: pullen[%2d] : 0x%08X <=> 0x%08X\n", idx, pre->pullen[idx].val, cur->pullen[idx].val);
- }
- for (idx = 0; idx < sizeof(pReg->pullsel)/sizeof(pReg->pullsel[0]); idx++) {
- if (pre->pullsel[idx].val != cur->pullsel[idx].val)
- GPIOVER("diff: pullsel[%2d]: 0x%08X <=> 0x%08X\n", idx, pre->pullsel[idx].val, cur->pullsel[idx].val);
- }
- #endif
- for (idx = 0; idx < sizeof(pReg->dout)/sizeof(pReg->dout[0]); idx++) {
- if (pre->dout[idx].val != cur->dout[idx].val)
- GPIOVER("diff: dout[%2d] : 0x%08X <=> 0x%08X\n", idx, pre->dout[idx].val, cur->dout[idx].val);
- }
- for (idx = 0; idx < sizeof(pReg->mode)/sizeof(pReg->mode[0]); idx++) {
- if (pre->mode[idx].val != cur->mode[idx].val)
- GPIOVER("diff: mode[%2d] : 0x%08X <=> 0x%08X\n", idx, pre->mode[idx].val, cur->mode[idx].val);
- }
- for (idx = 0; idx < sizeof(*pre); idx++) {
- if (p[idx] != q[idx])
- GPIOVER("diff: raw[%2d]: 0x%02X <=> 0x%02X\n", idx, p[idx], q[idx]);
- }
- GPIOVER("memcmp(%p, %p, %d) = %d\n", p, q, sizeof(*pre), memcmp(p, q, sizeof(*pre)));
- GPIOVER("------ dumping difference end --------------------------------\n");
- #endif
- }
- /*----------------------------------------------------------------------------*/
- void mt_gpio_checkpoint_compare(void)
- {
- #if defined(GPIO_INIT_DEBUG)
- GPIO_REGS *pReg = (GPIO_REGS*)(GPIO_BASE);
- GPIO_REGS latest;
- GPIO_REGS *cur = &latest;
- int idx;
- memset(cur, 0x00, sizeof(*cur));
- for (idx = 0; idx < sizeof(pReg->dir)/sizeof(pReg->dir[0]); idx++)
- cur->dir[idx].val = GPIO_RD32(&pReg->dir[idx]);
- #if 0
- for (idx = 0; idx < sizeof(pReg->pullen)/sizeof(pReg->pullen[0]); idx++)
- cur->pullen[idx].val = GPIO_RD32(&pReg->pullen[idx]);
- for (idx = 0; idx < sizeof(pReg->pullsel)/sizeof(pReg->pullsel[0]); idx++)
- cur->pullsel[idx].val =GPIO_RD32(&pReg->pullsel[idx]);
- #endif
- for (idx = 0; idx < sizeof(pReg->dout)/sizeof(pReg->dout[0]); idx++)
- cur->dout[idx].val = GPIO_RD32(&pReg->dout[idx]);
- for (idx = 0; idx < sizeof(pReg->mode)/sizeof(pReg->mode[0]); idx++)
- cur->mode[idx].val = GPIO_RD32(&pReg->mode[idx]);
- //mt_gpio_dump_diff(&latest, &saved);
- //GPIODBG("memcmp(%p, %p, %d) = %d\n", &latest, &saved, sizeof(GPIO_REGS), memcmp(&latest, &saved, sizeof(GPIO_REGS)));
- if (memcmp(&latest, &saved, sizeof(GPIO_REGS))) {
- GPIODBG("checkpoint compare fail!!\n");
- GPIODBG("dump checkpoint....\n");
- //mt_gpio_dump(&saved);
- GPIODBG("\n\n");
- GPIODBG("dump current state\n");
- //mt_gpio_dump(&latest);
- GPIODBG("\n\n");
- mt_gpio_dump_diff(&saved, &latest);
- //WARN_ON(1);
- } else {
- GPIODBG("checkpoint compare success!!\n");
- }
- #endif
- }
- /*----------------------------------------------------------------------------*/
- EXPORT_SYMBOL(mt_gpio_checkpoint_compare);
- /*----------------------------------------------------------------------------*/
- #endif
- #endif
|