ddp_split.c 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #define LOG_TAG "SPLIT"
  32. #include "platform/ddp_log.h"
  33. #include "platform/ddp_info.h"
  34. #include "platform/ddp_reg.h"
  35. #include <platform/disp_drv_platform.h>
  36. static int split_clock_on(DISP_MODULE_ENUM module, void *handle)
  37. {
  38. ddp_enable_module_clock(module);
  39. return 0;
  40. }
  41. static int split_clock_off(DISP_MODULE_ENUM module, void *handle)
  42. {
  43. ddp_disable_module_clock(module);
  44. return 0;
  45. }
  46. static int split_init(DISP_MODULE_ENUM module, void *handle)
  47. {
  48. ddp_enable_module_clock(module);
  49. return 0;
  50. }
  51. static int split_deinit(DISP_MODULE_ENUM module, void *handle)
  52. {
  53. ddp_enable_module_clock(module);
  54. return 0;
  55. }
  56. static int split_start(DISP_MODULE_ENUM module, void *handle)
  57. {
  58. #ifdef LK_BYPASS_SHADOW_REG
  59. DISP_REG_SET_FIELD(handle, FLD_BYPASS_SHADOW,
  60. DISP_REG_SPLIT_SHADOW_CTRL, 0x1);
  61. DISP_REG_SET_FIELD(handle, FLD_READ_WRK_REG,
  62. DISP_REG_SPLIT_SHADOW_CTRL, 0x1);
  63. #endif
  64. DISP_REG_SET_FIELD(handle, ENABLE_FLD_SPLIT_EN, DISP_REG_SPLIT_ENABLE, 0x1);
  65. return 0;
  66. }
  67. static int split_stop(DISP_MODULE_ENUM module, void *handle)
  68. {
  69. DISP_REG_SET_FIELD(handle, ENABLE_FLD_SPLIT_EN, DISP_REG_SPLIT_ENABLE, 0x0);
  70. return 0;
  71. }
  72. static int split_config(DISP_MODULE_ENUM module, disp_ddp_path_config *pConfig, void *handle)
  73. {
  74. if (!pConfig->dst_dirty)
  75. return 0;
  76. /* set HSIZE & VSIZE */
  77. DISP_REG_SET_FIELD(handle, REG_HSIZE_FLD_HSIZE_L, DISP_REG_SPLIT_HSIZE, pConfig->dst_w/2);
  78. DISP_REG_SET_FIELD(handle, REG_HSIZE_FLD_HSIZE_R, DISP_REG_SPLIT_HSIZE, pConfig->dst_w/2);
  79. DISP_REG_SET(handle, DISP_REG_SPLIT_VSIZE, pConfig->dst_h);
  80. return 0;
  81. }
  82. int split_reset(DISP_MODULE_ENUM module,void *handle)
  83. {
  84. DISP_REG_SET(handle, DISP_REG_SPLIT_SW_RESET, 0x1);
  85. DISP_REG_SET(handle, DISP_REG_SPLIT_SW_RESET, 0x0);
  86. return 0;
  87. }
  88. static int split_dump_regs(DISP_MODULE_ENUM module)
  89. {
  90. return 0;
  91. }
  92. static int split_dump_analysis(DISP_MODULE_ENUM module)
  93. {
  94. return 0;
  95. }
  96. static int split_dump(DISP_MODULE_ENUM module, int level)
  97. {
  98. split_dump_analysis(module);
  99. split_dump_regs(module);
  100. return 0;
  101. }
  102. DDP_MODULE_DRIVER ddp_driver_split = {
  103. .module = DISP_MODULE_SPLIT0,
  104. .init = split_init,
  105. .deinit = split_deinit,
  106. .config = split_config,
  107. .start = split_start,
  108. .trigger = NULL,
  109. .stop = split_stop,
  110. .reset = split_reset,
  111. .power_on = split_clock_on,
  112. .power_off = split_clock_off,
  113. .is_idle = NULL,
  114. .is_busy = NULL,
  115. .dump_info = split_dump,
  116. .bypass = NULL,
  117. .build_cmdq = NULL,
  118. .set_lcm_utils = NULL,
  119. };