ddp_misc.c 8.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #define LOG_TAG "MISC"
  32. #include <platform/ddp_reg.h>
  33. #include <platform/ddp_misc.h>
  34. #include <platform/disp_drv_platform.h>
  35. #include <debug.h>
  36. void ddp_bypass_color(int idx, unsigned int width, unsigned int height, void * handle)
  37. {
  38. dprintf(CRITICAL, "bypass color\n");
  39. DISP_REG_SET(NULL,DISP_COLOR_CFG_MAIN, 1<<7); //bypass color engine
  40. DISP_REG_SET(NULL,DISP_COLOR_INTERNAL_IP_WIDTH, width); //bypass color engine
  41. DISP_REG_SET(NULL,DISP_COLOR_INTERNAL_IP_HEIGHT, height); //bypass color engine
  42. DISP_REG_SET(NULL,DISP_COLOR_START, 0x1); // start
  43. }
  44. void ddp_bypass_ccorr(unsigned int width, unsigned int height, void * handle)
  45. {
  46. dprintf(CRITICAL, "bypass ccorr\n");
  47. DISP_REG_MASK(NULL,DISP_REG_CCORR_CFG, 1, 1);
  48. DISP_REG_SET(NULL,DISP_REG_CCORR_SIZE, (width<<16)|height); //bypass color engine
  49. DISP_REG_SET(NULL,DISP_REG_CCORR_EN, 1);
  50. }
  51. static int ddp_ccorr_start(DISP_MODULE_ENUM module, void *handle)
  52. {
  53. #ifdef LK_BYPASS_SHADOW_REG
  54. DISP_REG_SET_FIELD(handle, FLD_CCORR_BYPASS_SHADOW,
  55. DISP_REG_CCORR_SHADOW_CTRL, 0x1);
  56. DISP_REG_SET_FIELD(handle, FLD_CCORR_READ_WRK_REG,
  57. DISP_REG_CCORR_SHADOW_CTRL, 0x1);
  58. #endif
  59. return 0;
  60. }
  61. static int ddp_aal_start(DISP_MODULE_ENUM module, void *handle)
  62. {
  63. #ifdef LK_BYPASS_SHADOW_REG
  64. DISP_REG_SET_FIELD(handle, FLD_AAL_BYPASS_SHADOW,
  65. DISP_REG_AAL_SHADOW_CTRL, 0x1);
  66. DISP_REG_SET_FIELD(handle, FLD_AAL_READ_WRK_REG,
  67. DISP_REG_AAL_SHADOW_CTRL, 0x1);
  68. #endif
  69. return 0;
  70. }
  71. void ddp_bypass_mdp_aal(unsigned int width, unsigned int height, void * handle)
  72. {
  73. dprintf(CRITICAL, "bypass mdp_aal\n");
  74. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_SIZE, width << 16 | height);
  75. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_OUTPUT_SIZE, width << 16 | height);
  76. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_EN, 0x00000001);
  77. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_CFG, 0x00400003);
  78. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_CFG_MAIN, 0x00000000);
  79. DISP_REG_SET(handle, MDP_AAL4_MDP_AAL_DRE_BILATERAL, 0x00000000);
  80. }
  81. void ddp_bypass_aal(unsigned int width, unsigned int height, void * handle)
  82. {
  83. dprintf(CRITICAL, "bypass aal\n");
  84. DISP_REG_SET_FIELD(handle, CFG_FLD_RELAY_MODE, DISP_AAL_CFG, 0x1); //relay_mode
  85. DISP_REG_SET(handle, DISP_AAL_SIZE, (width<<16)|height); //bypass color engine
  86. DISP_REG_SET(handle, DISP_AAL_OUTPUT_SIZE, (width << 16) | height);
  87. DISP_REG_SET(handle,DISP_AAL_EN, 0x1); //bypass mode
  88. }
  89. void ddp_bypass_gamma(unsigned int width, unsigned int height, void * handle)
  90. {
  91. dprintf(CRITICAL, "bypass gamma\n");
  92. DISP_REG_MASK(NULL,DISP_REG_GAMMA_CFG, 1, 1);
  93. DISP_REG_SET(NULL,DISP_REG_GAMMA_SIZE, (width<<16)|height); //bypass color engine
  94. DISP_REG_SET(handle,DISP_REG_GAMMA_EN, 0x1); //bypass mode
  95. }
  96. static int ddp_gamma_start(DISP_MODULE_ENUM module, void *handle)
  97. {
  98. #ifdef LK_BYPASS_SHADOW_REG
  99. DISP_REG_SET_FIELD(handle, FLD_GAMMA_BYPASS_SHADOW,
  100. DISP_REG_GAMMA_SHADOW_CTRL, 0x1);
  101. DISP_REG_SET_FIELD(handle, FLD_GAMMA_READ_WRK_REG,
  102. DISP_REG_GAMMA_SHADOW_CTRL, 0x1);
  103. #endif
  104. return 0;
  105. }
  106. static int ddp_color_start(DISP_MODULE_ENUM module, void *handle)
  107. {
  108. #ifdef LK_BYPASS_SHADOW_REG
  109. DISP_REG_SET_FIELD(handle, FLD_COLOR_BYPASS_SHADOW,
  110. DISP_REG_COLOR_SHADOW_CTRL, 0x1);
  111. DISP_REG_SET_FIELD(handle, FLD_COLOR_READ_WRK_REG,
  112. DISP_REG_COLOR_SHADOW_CTRL, 0x1);
  113. #endif
  114. return 0;
  115. }
  116. static int config_color(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  117. {
  118. int color_idx;
  119. if (module == DISP_MODULE_COLOR0)
  120. color_idx = 0;
  121. else
  122. color_idx = 1;
  123. dprintf(CRITICAL, "config color dirty = %d\n", pConfig->dst_dirty);
  124. if (!pConfig->dst_dirty) {
  125. return 0;
  126. }
  127. ddp_bypass_color(color_idx,pConfig->dst_w, pConfig->dst_h,cmdq);
  128. return 0;
  129. }
  130. static int config_ccorr(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  131. {
  132. dprintf(CRITICAL, "config ccorr dirty = %d\n", pConfig->dst_dirty);
  133. if (!pConfig->dst_dirty) {
  134. return 0;
  135. }
  136. ddp_bypass_ccorr(pConfig->dst_w, pConfig->dst_h,cmdq);
  137. return 0;
  138. }
  139. static int config_mdp_aal(DISP_MODULE_ENUM module, disp_ddp_path_config *pConfig, void *cmdq)
  140. {
  141. dprintf(CRITICAL, "config mdp_aal dirty = %d\n", pConfig->dst_dirty);
  142. if (!pConfig->dst_dirty) {
  143. return 0;
  144. }
  145. ddp_bypass_mdp_aal(pConfig->dst_w, pConfig->dst_h,cmdq);
  146. return 0;
  147. }
  148. static int config_aal(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  149. {
  150. if (module == DISP_MODULE_MDP_AAL4 || module == DISP_MODULE_MDP_AAL5) {
  151. config_mdp_aal(module, pConfig, cmdq);
  152. return 0;
  153. }
  154. dprintf(CRITICAL, "config aal dirty = %d\n", pConfig->dst_dirty);
  155. if (!pConfig->dst_dirty) {
  156. return 0;
  157. }
  158. ddp_bypass_aal(pConfig->dst_w, pConfig->dst_h,cmdq);
  159. return 0;
  160. }
  161. static int config_gamma(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* cmdq)
  162. {
  163. dprintf(CRITICAL, "config gamma dirty = %d\n", pConfig->dst_dirty);
  164. if (!pConfig->dst_dirty) {
  165. return 0;
  166. }
  167. ddp_bypass_gamma(pConfig->dst_w, pConfig->dst_h,cmdq);
  168. return 0;
  169. }
  170. static int clock_on(DISP_MODULE_ENUM module,void * handle)
  171. {
  172. ddp_enable_module_clock(module);
  173. return 0;
  174. }
  175. static int clock_off(DISP_MODULE_ENUM module,void * handle)
  176. {
  177. ddp_disable_module_clock(module);
  178. return 0;
  179. }
  180. ///////////////////////////////////////////////////////////
  181. // color
  182. DDP_MODULE_DRIVER ddp_driver_color = {
  183. .init = clock_on,
  184. .deinit = clock_off,
  185. .config = config_color,
  186. .start = ddp_color_start,
  187. .trigger = NULL,
  188. .stop = NULL,
  189. .reset = NULL,
  190. .power_on = clock_on,
  191. .power_off = clock_off,
  192. .is_idle = NULL,
  193. .is_busy = NULL,
  194. .dump_info = NULL,
  195. .bypass = NULL,
  196. .build_cmdq = NULL,
  197. .set_lcm_utils = NULL,
  198. };
  199. // ccorr
  200. DDP_MODULE_DRIVER ddp_driver_ccorr = {
  201. .init = clock_on,
  202. .deinit = clock_off,
  203. .config = config_ccorr,
  204. .start = ddp_ccorr_start,
  205. .trigger = NULL,
  206. .stop = NULL,
  207. .reset = NULL,
  208. .power_on = clock_on,
  209. .power_off = clock_off,
  210. .is_idle = NULL,
  211. .is_busy = NULL,
  212. .dump_info = NULL,
  213. .bypass = NULL,
  214. .build_cmdq = NULL,
  215. .set_lcm_utils = NULL,
  216. };
  217. // aal
  218. DDP_MODULE_DRIVER ddp_driver_aal = {
  219. .init = clock_on,
  220. .deinit = clock_off,
  221. .config = config_aal,
  222. .start = ddp_aal_start,
  223. .trigger = NULL,
  224. .stop = NULL,
  225. .reset = NULL,
  226. .power_on = clock_on,
  227. .power_off = clock_off,
  228. .is_idle = NULL,
  229. .is_busy = NULL,
  230. .dump_info = NULL,
  231. .bypass = NULL,
  232. .build_cmdq = NULL,
  233. .set_lcm_utils = NULL,
  234. };
  235. // gamma
  236. DDP_MODULE_DRIVER ddp_driver_gamma = {
  237. .init = clock_on,
  238. .deinit = clock_off,
  239. .config = config_gamma,
  240. .start = ddp_gamma_start,
  241. .trigger = NULL,
  242. .stop = NULL,
  243. .reset = NULL,
  244. .power_on = clock_on,
  245. .power_off = clock_off,
  246. .is_idle = NULL,
  247. .is_busy = NULL,
  248. .dump_info = NULL,
  249. .bypass = NULL,
  250. .build_cmdq = NULL,
  251. .set_lcm_utils = NULL,
  252. };