mtk-lk/dev/lcm/hx8392a_dsi_cmd/hx8392a_dsi_cmd.c

/* Copyright Statement:
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. and/or its licensors.
* Without the prior written permission of MediaTek inc. and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
*/
/* MediaTek Inc. (C) 2015. All rights reserved.
*
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
* The following software/firmware and/or related documentation ("MediaTek Software")
* have been modified by MediaTek Inc. All revisions are subject to any receiver\'s
* applicable license agreements with MediaTek Inc.
*/
#include <string.h>
#include "lcm_drv.h"

/* --------------------------------------------------------------------------- */
/* Local Constants */
/* --------------------------------------------------------------------------- */

#define FRAME_WIDTH         (720)
#define FRAME_HEIGHT            (1280)

#define REGFLAG_DELAY           0xFE
#define REGFLAG_END_OF_TABLE        0xFF    /* END OF REGISTERS MARKER */

#define LCM_DSI_CMD_MODE        1

/* --------------------------------------------------------------------------- */
/* Local Variables */
/* --------------------------------------------------------------------------- */

static LCM_UTIL_FUNCS lcm_util = { 0 };

#define SET_RESET_PIN(v)    (lcm_util.set_reset_pin((v)))

#define UDELAY(n) (lcm_util.udelay(n))
#define MDELAY(n) (lcm_util.mdelay(n))


/* --------------------------------------------------------------------------- */
/* Local Functions */
/* --------------------------------------------------------------------------- */

#define dsi_set_cmdq_V2(cmd, count, ppara, force_update)    lcm_util.dsi_set_cmdq_V2(cmd, count, ppara, force_update)
#define dsi_set_cmdq(pdata, queue_size, force_update)       lcm_util.dsi_set_cmdq(pdata, queue_size, force_update)
#define wrtie_cmd(cmd)                      lcm_util.dsi_write_cmd(cmd)
#define write_regs(addr, pdata, byte_nums)          lcm_util.dsi_write_regs(addr, pdata, byte_nums)
#define read_reg                        lcm_util.dsi_read_reg()
#define read_reg_v2(cmd, buffer, buffer_size)           lcm_util.dsi_dcs_read_lcm_reg_v2(cmd, buffer, buffer_size)


struct LCM_setting_table {
	unsigned cmd;
	unsigned char count;
	unsigned char para_list[64];
};


static struct LCM_setting_table lcm_initialization_setting[] = {

	/*
	   Note :

	   Data ID will depends on the following rule.

	   count of parameters > 1      => Data ID = 0x39
	   count of parameters = 1      => Data ID = 0x15
	   count of parameters = 0      => Data ID = 0x05

	   Structure Format :

	   {DCS command, count of parameters, {parameter list}}
	   {REGFLAG_DELAY, milliseconds of time, {}},

	   ...

	   Setting ending by predefined flag

	   {REGFLAG_END_OF_TABLE, 0x00, {}}
	 */

	/* sleep out */
	{0x11, 0, {} },
	{REGFLAG_DELAY, 120, {} },

	/* SET PASSWORD */
	{0xB9, 3, {0xFF, 0x83, 0x92} },
	{REGFLAG_DELAY, 10, {} },

	/* Set internal oscillator */
	{0xB0, 2, {0x01, 0x08} },

	/* set mipi 4 lane */
	{
		0xBA, 17, {
			0x13, 0x83, 0x00, 0xD6,
			0xC5, 0x10, 0x09, 0xFF,
			0x0F, 0x27, 0x03, 0x21,
			0x27, 0x25, 0x20, 0x00,
			0x10
		}
	},

	/* SET POWER */
	{
		0xB1, 13, {
			0x7C, 0x00, 0x43, 0xBB,
			0x00, 0x1A, 0x1A, 0x2F,
			0x36, 0x3F, 0x3F, 0x42,
			0x7A
		}
	},

	/* SET DISPLAY RELATED REGISTER */
	{
		0xB2, 12, {
			0x08, 0xC8, 0x06, 0x18,
			0x04, 0x84, 0x00, 0xFF,
			0x06, 0x06, 0x04, 0x20
		}
	},

	/* SET CYC */
	{
		0xB4, 23, {
			0x00, 0x00, 0x05, 0x0A,
			0x8F, 0x06, 0x0A, 0x95,
			0x01, 0x07, 0x06, 0x0C,
			0x02, 0x08, 0x08, 0x21,
			0x04, 0x02, 0x08, 0x01,
			0x04, 0x1A, 0x95
		}
	},

	/* set TE on */
	{0x35, 1, {0x00} },

	{0xBF, 4, {0x05, 0x60, 0x02, 0x00} },

	/* VCOM//64 */
	{0xB6, 1, {0x6A} },

	/* SET RGB OR BGR */
	{0x36, 1, {0x08} },

	/* SET RGB OR BGR */
	{0xC0, 2, {0x03, 0x94} },

	/* SET DSI COMMAND MODE */
	{0xC2, 1, {0x08} },

	/* SET DSI COMMAND MODE */
	{0xC6, 4, {0x35, 0x00, 0x20, 0x04} },

	/* SET PANEL */
	{0xCC, 1, {0x09} },

	{0xD4, 1, {0x00} },

	{
		0xD5, 23, {
			0x00, 0x01, 0x04, 0x00,
			0x01, 0x67, 0x89, 0xAB,
			0x45, 0xCC, 0xCC, 0xCC,
			0x00, 0x10, 0x54, 0xBA,
			0x98, 0x76, 0xCC, 0xCC,
			0xCC, 0x00, 0x00
		}
	},

	{
		0xD8, 23, {
			0x00, 0x00, 0x05, 0x00,
			0x9A, 0x00, 0x02, 0x95,
			0x01, 0x07, 0x06, 0x00,
			0x08, 0x08, 0x00, 0x1D,
			0x08, 0x08, 0x08, 0x00,
			0x00, 0x00, 0x77
		}
	},

	{
		0xE0, 34, {
			0x00, 0x12, 0x19, 0x33,
			0x36, 0x3F, 0x28, 0x47,
			0x06, 0x0C, 0x0E, 0x12,
			0x14, 0x12, 0x14, 0x12,
			0x1A, 0x00, 0x12, 0x19,
			0x33, 0x36, 0x3F, 0x28,
			0x47, 0x06, 0x0C, 0x0E,
			0x12, 0x14, 0x12, 0x14,
			0x12, 0x1A
		}
	},

	{
		0xE1, 34, {
			0x00, 0x12, 0x19, 0x33,
			0x36, 0x3F, 0x28, 0x47,
			0x06, 0x0C, 0x0E, 0x12,
			0x14, 0x12, 0x14, 0x12,
			0x1A, 0x00, 0x12, 0x19,
			0x33, 0x36, 0x3F, 0x28,
			0x47, 0x06, 0x0C, 0x0E,
			0x12, 0x14, 0x12, 0x14,
			0x12, 0x1A
		}
	},

	{
		0xE2, 34, {
			0x00, 0x12, 0x19, 0x33,
			0x36, 0x3F, 0x28, 0x47,
			0x06, 0x0C, 0x0E, 0x12,
			0x14, 0x12, 0x14, 0x12,
			0x1A, 0x00, 0x12, 0x19,
			0x33, 0x36, 0x3F, 0x28,
			0x47, 0x06, 0x0C, 0x0E,
			0x12, 0x14, 0x12, 0x14,
			0x12, 0x1A
		}
	},

	/* SET PIXEL FORMAT */
	{0x3A, 1, {0x77} },

	/* sleep out */
	{0x29, 0, {} },
};


static struct LCM_setting_table lcm_deep_sleep_mode_in_setting[] = {
	/* Sleep Mode On */
	{0x10, 0, {} },
	{REGFLAG_DELAY, 120, {} },
	{REGFLAG_END_OF_TABLE, 0x00, {} }
};


static struct LCM_setting_table lcm_backlight_level_setting[] = {
	{0x51, 1, {0xFF} },
	{REGFLAG_END_OF_TABLE, 0x00, {} }
};


static void push_table(struct LCM_setting_table *table, unsigned int count,
                       unsigned char force_update)
{
	unsigned int i;

	for (i = 0; i < count; i++) {
		unsigned cmd;
		cmd = table[i].cmd;

		switch (cmd) {

			case REGFLAG_DELAY:
				MDELAY(table[i].count);
				break;

			case REGFLAG_END_OF_TABLE:
				break;

			default:
				dsi_set_cmdq_V2(cmd, table[i].count, table[i].para_list, force_update);
		}
	}

}


/* --------------------------------------------------------------------------- */
/* LCM Driver Implementations */
/* --------------------------------------------------------------------------- */

static void lcm_set_util_funcs(const LCM_UTIL_FUNCS *util)
{
	memcpy(&lcm_util, util, sizeof(LCM_UTIL_FUNCS));
}


static void lcm_get_params(LCM_PARAMS *params)
{
	memset(params, 0, sizeof(LCM_PARAMS));

	params->type = LCM_TYPE_DSI;
	params->width = FRAME_WIDTH;
	params->height = FRAME_HEIGHT;

	/* enable tearing-free */
	params->dbi.te_mode = LCM_DBI_TE_MODE_VSYNC_ONLY;
	params->dbi.te_edge_polarity = LCM_POLARITY_RISING;

#if (LCM_DSI_CMD_MODE)
	params->dsi.mode = CMD_MODE;
	params->dsi.switch_mode = SYNC_PULSE_VDO_MODE;
#else
	params->dsi.mode = SYNC_PULSE_VDO_MODE;
#endif

	/* DSI */
	/* Command mode setting */
	params->dsi.LANE_NUM = LCM_FOUR_LANE;
	/* The following defined the fomat for data coming from LCD engine. */
	params->dsi.data_format.color_order = LCM_COLOR_ORDER_RGB;
	params->dsi.data_format.trans_seq = LCM_DSI_TRANS_SEQ_MSB_FIRST;
	params->dsi.data_format.padding = LCM_DSI_PADDING_ON_LSB;
	params->dsi.data_format.format = LCM_DSI_FORMAT_RGB888;

	/* Highly depends on LCD driver capability. */
	/* Not support in MT6573 */
	params->dsi.packet_size = 256;
	params->dsi.PS = LCM_PACKED_PS_24BIT_RGB888;
#ifndef CONFIG_FPGA_EARLY_PORTING
#if (LCM_DSI_CMD_MODE)
	params->dsi.PLL_CLOCK = 200;    /* this value must be in MTK suggested table */
#else
	params->dsi.PLL_CLOCK = 200;    /* this value must be in MTK suggested table */
#endif
#else
	params->dsi.pll_div1 = 0;
	params->dsi.pll_div2 = 0;
	params->dsi.fbk_div = 0x1;
#endif

	params->dsi.clk_lp_per_line_enable = 0;
	params->dsi.esd_check_enable = 0;
	params->dsi.customization_esd_check_enable = 0;
	params->dsi.lcm_esd_check_table[0].cmd = 0x53;
	params->dsi.lcm_esd_check_table[0].count = 1;
	params->dsi.lcm_esd_check_table[0].para_list[0] = 0x24;
}


static void lcm_init(void)
{
	SET_RESET_PIN(1);
	SET_RESET_PIN(0);
	MDELAY(10);
	SET_RESET_PIN(1);
	MDELAY(20);

	push_table(lcm_initialization_setting,
	           sizeof(lcm_initialization_setting) / sizeof(struct LCM_setting_table),
	           1);
}


static void lcm_suspend(void)
{
	push_table(lcm_deep_sleep_mode_in_setting,
	           sizeof(lcm_deep_sleep_mode_in_setting) / sizeof(struct LCM_setting_table), 1);

}


static void lcm_resume(void)
{
	MDELAY(10);
	lcm_init();
}


static void lcm_update(unsigned int x, unsigned int y, unsigned int width, unsigned int height)
{
	unsigned int x0 = x;
	unsigned int y0 = y;
	unsigned int x1 = x0 + width - 1;
	unsigned int y1 = y0 + height - 1;

	unsigned char x0_MSB = ((x0 >> 8) & 0xFF);
	unsigned char x0_LSB = (x0 & 0xFF);
	unsigned char x1_MSB = ((x1 >> 8) & 0xFF);
	unsigned char x1_LSB = (x1 & 0xFF);
	unsigned char y0_MSB = ((y0 >> 8) & 0xFF);
	unsigned char y0_LSB = (y0 & 0xFF);
	unsigned char y1_MSB = ((y1 >> 8) & 0xFF);
	unsigned char y1_LSB = (y1 & 0xFF);

	unsigned int data_array[16];

	data_array[0] = 0x00053902;
	data_array[1] = (x1_MSB << 24) | (x0_LSB << 16) | (x0_MSB << 8) | 0x2a;
	data_array[2] = (x1_LSB);
	data_array[3] = 0x00053902;
	data_array[4] = (y1_MSB << 24) | (y0_LSB << 16) | (y0_MSB << 8) | 0x2b;
	data_array[5] = (y1_LSB);
	data_array[6] = 0x002c3909;

	dsi_set_cmdq(data_array, 7, 0);

}


static void lcm_setbacklight(unsigned int level)
{
	unsigned int default_level = 145;
	unsigned int mapped_level = 0;

	/* for LGE backlight IC mapping table */
	if (level > 255)
		level = 255;

	if (level > 0)
		mapped_level = default_level + (level) * (255 - default_level) / (255);
	else
		mapped_level = 0;

	/* Refresh value of backlight level. */
	lcm_backlight_level_setting[0].para_list[0] = mapped_level;

	push_table(lcm_backlight_level_setting,
	           sizeof(lcm_backlight_level_setting) / sizeof(struct LCM_setting_table), 1);
}


static void lcm_setpwm(unsigned int divider)
{
	/* TBD */
}


static unsigned int lcm_getpwm(unsigned int divider)
{
	/* ref freq = 15MHz, B0h setting 0x80, so 80.6% * freq is pwm_clk; */
	/* pwm_clk / 255 / 2(lcm_setpwm() 6th params) = pwm_duration = 23706 */
	unsigned int pwm_clk = 23706 / (1 << divider);
	return pwm_clk;
}

LCM_DRIVER hx8392a_dsi_cmd_lcm_drv = {
	.name = "hx8392a_dsi_cmd",
	.set_util_funcs = lcm_set_util_funcs,
	.get_params = lcm_get_params,
	.init = lcm_init,
	.suspend = lcm_suspend,
	.resume = lcm_resume,
#if (LCM_DSI_CMD_MODE)
	.set_backlight = lcm_setbacklight,
	/* .set_pwm        = lcm_setpwm, */
	/* .get_pwm        = lcm_getpwm, */
	.update = lcm_update
#endif
};