mt_rtc.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <debug.h>
  32. #include <platform/mt_typedefs.h>
  33. #include <platform/mt_rtc.h>
  34. #include <platform/boot_mode.h>
  35. #include <platform/mt_pmic_wrap_init.h>
  36. #include <target/board.h>
  37. #include <platform/mtk_wdt.h>
  38. #include <platform/mt_rtc_hw.h>
  39. #define DBG_RTC_C(x...) dprintf(CRITICAL, x)
  40. #define DBG_RTC_I(x...) dprintf(INFO, x)
  41. #define DBG_RTC_S(x...) dprintf(SPEW, x)
  42. #define RTC_RELPWR_WHEN_XRST 1 /* BBPU = 0 when xreset_rstb goes low */
  43. extern BOOT_ARGUMENT *g_boot_arg;
  44. static U16 RTC_Read(U16 addr)
  45. {
  46. U32 rdata=0;
  47. pwrap_read((U32)addr, &rdata);
  48. return (U16)rdata;
  49. }
  50. static void RTC_Write(U16 addr, U16 data)
  51. {
  52. pwrap_write((U32)addr, (U32)data);
  53. }
  54. #define rtc_busy_wait() \
  55. do { \
  56. while (RTC_Read(RTC_BBPU) & RTC_BBPU_CBUSY); \
  57. } while (0)
  58. static unsigned long rtc_mktime(int yea, int mth, int dom, int hou, int min, int sec)
  59. {
  60. unsigned long d1, d2, d3;
  61. mth -= 2;
  62. if (mth <= 0) {
  63. mth += 12;
  64. yea -= 1;
  65. }
  66. d1 = (yea - 1) * 365 + (yea / 4 - yea / 100 + yea / 400);
  67. d2 = (367 * mth / 12 - 30) + 59;
  68. d3 = d1 + d2 + (dom - 1) - 719162;
  69. return ((d3 * 24 + hou) * 60 + min) * 60 + sec;
  70. }
  71. static void rtc_write_trigger(void)
  72. {
  73. RTC_Write(RTC_WRTGR, 1);
  74. rtc_busy_wait();
  75. }
  76. void rtc_writeif_unlock(void)
  77. {
  78. RTC_Write(RTC_PROT, RTC_PROT_UNLOCK1);
  79. rtc_write_trigger();
  80. RTC_Write(RTC_PROT, RTC_PROT_UNLOCK2);
  81. rtc_write_trigger();
  82. }
  83. void rtc_writeif_lock(void)
  84. {
  85. RTC_Write(RTC_PROT, 0);
  86. rtc_write_trigger();
  87. }
  88. void rtc_bbpu_power_down(void)
  89. {
  90. U16 bbpu;
  91. /* pull PWRBB low */
  92. bbpu = RTC_BBPU_KEY | RTC_BBPU_AUTO | RTC_BBPU_PWREN;
  93. rtc_writeif_unlock();
  94. RTC_Write(RTC_BBPU, bbpu);
  95. rtc_write_trigger();
  96. }
  97. U16 rtc_rdwr_uart_bits(U16 *val)
  98. {
  99. U16 pdn2;
  100. if (val) {
  101. pdn2 = RTC_Read(RTC_PDN2) & ~RTC_PDN2_UART_MASK;
  102. pdn2 |= (*val & (RTC_PDN2_UART_MASK >> RTC_PDN2_UART_SHIFT)) << RTC_PDN2_UART_SHIFT;
  103. RTC_Write(RTC_PDN2, pdn2);
  104. rtc_write_trigger();
  105. }
  106. return (RTC_Read(RTC_PDN2) & RTC_PDN2_UART_MASK) >> RTC_PDN2_UART_SHIFT;
  107. }
  108. bool rtc_boot_check(bool can_alarm_boot)
  109. {
  110. U16 irqsta, pdn1, pdn2, spar0, spar1;
  111. irqsta = RTC_Read(RTC_IRQ_STA); /* read clear */
  112. pdn1 = RTC_Read(RTC_PDN1);
  113. pdn2 = RTC_Read(RTC_PDN2);
  114. spar0 = RTC_Read(RTC_SPAR0);
  115. spar1 = RTC_Read(RTC_SPAR1);
  116. /*printf("irqsta = 0x%x, pdn1 = 0x%x, pdn2 = 0x%x, spar0 = 0x%x, spar1 = 0x%x\n",
  117. irqsta, pdn1, pdn2, spar0, spar1);*/
  118. if (irqsta & RTC_IRQ_STA_AL) {
  119. #if RTC_RELPWR_WHEN_XRST
  120. /* set AUTO bit because AUTO = 0 when PWREN = 1 and alarm occurs */
  121. U16 bbpu = RTC_Read(RTC_BBPU) | RTC_BBPU_KEY | RTC_BBPU_AUTO;
  122. RTC_Write(RTC_BBPU, bbpu);
  123. rtc_write_trigger();
  124. #endif
  125. if (pdn1 & RTC_PDN1_PWRON_TIME) { /* power-on time is available */
  126. U16 now_sec, now_min, now_hou, now_dom, now_mth, now_yea;
  127. U16 irqen, sec, min, hou, dom, mth, yea;
  128. unsigned long now_time, time;
  129. now_sec = RTC_Read(RTC_TC_SEC);
  130. now_min = RTC_Read(RTC_TC_MIN);
  131. now_hou = RTC_Read(RTC_TC_HOU);
  132. now_dom = RTC_Read(RTC_TC_DOM);
  133. now_mth = RTC_Read(RTC_TC_MTH);
  134. now_yea = RTC_Read(RTC_TC_YEA) + RTC_MIN_YEAR;
  135. if (RTC_Read(RTC_TC_SEC) < now_sec) { /* SEC has carried */
  136. now_sec = RTC_Read(RTC_TC_SEC);
  137. now_min = RTC_Read(RTC_TC_MIN);
  138. now_hou = RTC_Read(RTC_TC_HOU);
  139. now_dom = RTC_Read(RTC_TC_DOM);
  140. now_mth = RTC_Read(RTC_TC_MTH);
  141. now_yea = RTC_Read(RTC_TC_YEA) + RTC_MIN_YEAR;
  142. }
  143. sec = ((spar0 & RTC_SPAR0_PWRON_SEC_MASK) >> RTC_SPAR0_PWRON_SEC_SHIFT);
  144. min = ((spar1 & RTC_SPAR1_PWRON_MIN_MASK) >> RTC_SPAR1_PWRON_MIN_SHIFT);
  145. hou = ((spar1 & RTC_SPAR1_PWRON_HOU_MASK) >> RTC_SPAR1_PWRON_HOU_SHIFT);
  146. dom = ((spar1 & RTC_SPAR1_PWRON_DOM_MASK) >> RTC_SPAR1_PWRON_DOM_SHIFT);
  147. mth = ((pdn2 & RTC_PDN2_PWRON_MTH_MASK) >> RTC_PDN2_PWRON_MTH_SHIFT);
  148. yea = ((pdn2 & RTC_PDN2_PWRON_YEA_MASK) >> RTC_PDN2_PWRON_YEA_SHIFT) + RTC_MIN_YEAR;
  149. now_time = rtc_mktime(now_yea, now_mth, now_dom, now_hou, now_min, now_sec);
  150. time = rtc_mktime(yea, mth, dom, hou, min, sec);
  151. DBG_RTC_I("now = %d/%d/%d %d:%d:%d (%lu)\n",
  152. now_yea, now_mth, now_dom, now_hou, now_min, now_sec, now_time);
  153. DBG_RTC_I("power-on = %d/%d/%d %d:%d:%d (%lu)\n",
  154. yea, mth, dom, hou, min, sec, time);
  155. if (now_time >= time - 1 && now_time <= time + 4) { /* power on */
  156. pdn1 &= ~(RTC_PDN1_PWRON_TIME | RTC_PDN1_FAC_RESET | RTC_PDN1_BYPASS_PWR);
  157. RTC_Write(RTC_PDN1, pdn1);
  158. RTC_Write(RTC_PDN2, pdn2 | RTC_PDN2_PWRON_ALARM);
  159. rtc_write_trigger();
  160. if (can_alarm_boot &&
  161. !(pdn2 & RTC_PDN2_PWRON_LOGO)) { /* no logo means ALARM_BOOT */
  162. g_boot_mode = ALARM_BOOT;
  163. }
  164. return true;
  165. } else if (now_time < time) { /* set power-on alarm */
  166. RTC_Write(RTC_AL_YEA, yea - RTC_MIN_YEAR);
  167. RTC_Write(RTC_AL_MTH, (RTC_Read(RTC_AL_MTH)&RTC_NEW_SPARE3)|mth);
  168. RTC_Write(RTC_AL_DOM, (RTC_Read(RTC_AL_DOM)&RTC_NEW_SPARE1)|dom);
  169. RTC_Write(RTC_AL_HOU, (RTC_Read(RTC_AL_HOU)&RTC_NEW_SPARE_FG_MASK)|hou);
  170. RTC_Write(RTC_AL_MIN, min);
  171. RTC_Write(RTC_AL_SEC, sec);
  172. RTC_Write(RTC_AL_MASK, RTC_AL_MASK_DOW); /* mask DOW */
  173. rtc_write_trigger();
  174. irqen = RTC_Read(RTC_IRQ_EN) | RTC_IRQ_EN_ONESHOT_AL;
  175. RTC_Write(RTC_IRQ_EN, irqen);
  176. rtc_write_trigger();
  177. }
  178. }
  179. }
  180. if ((pdn1 & RTC_PDN1_RECOVERY_MASK) == RTC_PDN1_FAC_RESET) { /* factory data reset */
  181. RTC_Write(RTC_PDN1, pdn1 & ~RTC_PDN1_FAC_RESET);
  182. rtc_write_trigger();
  183. return true;
  184. }
  185. if (pdn1 & RTC_PDN1_BYPASS_PWR) { /* bypass power key detection */
  186. RTC_Write(RTC_PDN1, pdn1 & ~RTC_PDN1_BYPASS_PWR);
  187. rtc_write_trigger();
  188. return true;
  189. }
  190. return false;
  191. }
  192. void Set_Clr_RTC_PDN1_bit13(bool flag)
  193. {
  194. U16 pdn1;
  195. rtc_writeif_unlock();
  196. //use PDN1 bit13 for LK
  197. pdn1 = RTC_Read(RTC_PDN1);
  198. if(flag==true)
  199. pdn1 = pdn1 | RTC_PDN1_FAST_BOOT;
  200. else if(flag==false)
  201. pdn1 = pdn1 & ~RTC_PDN1_FAST_BOOT;
  202. RTC_Write(RTC_PDN1, pdn1);
  203. rtc_write_trigger();
  204. }
  205. bool Check_RTC_PDN1_bit13(void)
  206. {
  207. U16 pdn1;
  208. pdn1 = RTC_Read(RTC_PDN1);
  209. if(pdn1 & RTC_PDN1_FAST_BOOT)
  210. return true;
  211. else
  212. return false;
  213. }
  214. bool Check_RTC_Recovery_Mode(void)
  215. {
  216. U16 pdn1;
  217. pdn1 = RTC_Read(RTC_PDN1);
  218. if( (pdn1 & RTC_PDN1_RECOVERY_MASK)==RTC_PDN1_FAC_RESET )
  219. return true;
  220. else
  221. return false;
  222. }
  223. #if 1
  224. bool rtc_2sec_boot_check(void)
  225. {
  226. int boot_reason;
  227. if (g_boot_arg->maggic_number == BOOT_ARGUMENT_MAGIC) {
  228. boot_reason = g_boot_arg->boot_reason;
  229. if (boot_reason == BR_2SEC_REBOOT)
  230. return true;
  231. }
  232. return false;
  233. }
  234. #endif
  235. void Set_RTC_Recovery_Mode(bool flag)
  236. {
  237. U16 pdn1;
  238. rtc_writeif_unlock();
  239. pdn1 = RTC_Read(RTC_PDN1);
  240. if(flag==true)
  241. pdn1 = pdn1 | RTC_PDN1_FAC_RESET;
  242. else if(flag==false)
  243. pdn1 = pdn1 & ~RTC_PDN1_FAC_RESET;
  244. RTC_Write(RTC_PDN1, pdn1);
  245. rtc_write_trigger();
  246. DBG_RTC_I("Set_RTC_Fastboot_Mode\n");
  247. }
  248. static void rtc_get_tick(struct rtc_time *tm)
  249. {
  250. tm->tm_sec = RTC_Read(RTC_TC_SEC);
  251. tm->tm_min = RTC_Read(RTC_TC_MIN);
  252. tm->tm_hour = RTC_Read(RTC_TC_HOU);
  253. tm->tm_mday = RTC_Read(RTC_TC_DOM);
  254. tm->tm_mon = RTC_Read(RTC_TC_MTH);
  255. tm->tm_year = RTC_Read(RTC_TC_YEA);
  256. }
  257. void rtc_get_time(struct rtc_time *tm) {
  258. rtc_get_tick(tm);
  259. if (RTC_Read(RTC_TC_SEC) < tm->tm_sec) { /* SEC has carried */
  260. rtc_get_tick(tm);
  261. }
  262. tm->tm_year += RTC_MIN_YEAR;
  263. }