ddp_ufoe.c 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. *
  31. * The following software/firmware and/or related documentation ("MediaTek Software")
  32. * have been modified by MediaTek Inc. All revisions are subject to any receiver\'s
  33. * applicable license agreements with MediaTek Inc.
  34. */
  35. #define LOG_TAG "UFOE"
  36. #include "platform/ddp_log.h"
  37. #include "platform/ddp_info.h"
  38. #include "platform/ddp_hal.h"
  39. #include "platform/ddp_reg.h"
  40. static bool ufoe_enable = false;
  41. static void ufoe_dump(void)
  42. {
  43. DDPMSG("==DISP UFOE REGS==\n");
  44. DDPMSG("(0x000)UFOE_START =0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  45. DDPMSG("(0x000)UFOE_CFG0 =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CFG_0B));
  46. DDPMSG("(0x000)UFOE_CFG1 =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CFG_1B));
  47. DDPMSG("(0x000)UFOE_WIDTH =0x%x\n", DISP_REG_GET(DISP_REG_UFO_FRAME_WIDTH));
  48. DDPMSG("(0x000)UFOE_HEIGHT =0x%x\n", DISP_REG_GET(DISP_REG_UFO_FRAME_HEIGHT));
  49. DDPMSG("(0x000)UFOE_PAD =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CR0P6_PAD));
  50. }
  51. static int ufoe_init(DISP_MODULE_ENUM module,void * handle)
  52. {
  53. ddp_enable_module_clock(module);
  54. return 0;
  55. }
  56. static int ufoe_deinit(DISP_MODULE_ENUM module,void * handle)
  57. {
  58. ddp_disable_module_clock(module);
  59. return 0;
  60. }
  61. int ufoe_start(DISP_MODULE_ENUM module, void* cmdq)
  62. {
  63. if(ufoe_enable)
  64. {
  65. DISP_REG_SET_FIELD(cmdq, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 1);
  66. }
  67. DDPMSG("ufoe_start, ufoe_start:0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  68. return 0;
  69. }
  70. int ufoe_stop(DISP_MODULE_ENUM module, void *cmdq_handle)
  71. {
  72. DISP_REG_SET_FIELD(cmdq_handle, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 0);
  73. DDPMSG("ufoe_stop, ufoe_start:0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  74. return 0;
  75. }
  76. static int ufoe_config(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* handle)
  77. {
  78. LCM_DSI_PARAMS *lcm_config = &(pConfig->dsi_config);
  79. if(lcm_config->ufoe_enable == 1)
  80. {
  81. ufoe_enable = true;
  82. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_BYPASS, DISP_REG_UFO_START, 0);//disable BYPASS ufoe
  83. // DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 1);
  84. if(lcm_config->ufoe_params.lr_mode_en == 1)
  85. {
  86. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_LR_EN, DISP_REG_UFO_START, 1);
  87. }
  88. else
  89. {
  90. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_LR_EN, DISP_REG_UFO_START, 0);
  91. if(lcm_config->ufoe_params.compress_ratio == 3)
  92. {
  93. unsigned int internal_width = pConfig->dst_w + pConfig->dst_w%4;
  94. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_COM_RATIO, DISP_REG_UFO_CFG_0B, 1);
  95. if(internal_width % 6 != 0)
  96. {
  97. DISP_REG_SET_FIELD(handle, CR0P6_PAD_FLD_DISP_UFO_STR_PAD_NUM, DISP_REG_UFO_CR0P6_PAD , (internal_width/6 + 1) * 6 - internal_width);
  98. }
  99. }
  100. else
  101. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_COM_RATIO, DISP_REG_UFO_CFG_0B, 0);
  102. if(lcm_config->ufoe_params.vlc_disable)
  103. {
  104. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_VLC_EN, DISP_REG_UFO_CFG_0B, 0);
  105. DISP_REG_SET(handle, DISP_REG_UFO_CFG_1B, 0x1);
  106. }
  107. else
  108. {
  109. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_VLC_EN, DISP_REG_UFO_CFG_0B, 1);
  110. DISP_REG_SET(handle, DISP_REG_UFO_CFG_1B, (lcm_config->ufoe_params.vlc_config == 0)?5: lcm_config->ufoe_params.vlc_config);
  111. }
  112. }
  113. DISP_REG_SET(handle, DISP_REG_UFO_FRAME_WIDTH, pConfig->dst_w);
  114. DISP_REG_SET(handle, DISP_REG_UFO_FRAME_HEIGHT, pConfig->dst_h);
  115. }
  116. ufoe_dump();
  117. return 0;
  118. }
  119. static int ufoe_clock_on(DISP_MODULE_ENUM module,void * handle)
  120. {
  121. ddp_enable_module_clock(module);
  122. DDPMSG("ufoe_clock on CG 0x%x \n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
  123. return 0;
  124. }
  125. static int ufoe_clock_off(DISP_MODULE_ENUM module,void * handle)
  126. {
  127. ddp_disable_module_clock(module);
  128. DDPMSG("ufoe_clock off CG 0x%x \n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
  129. return 0;
  130. }
  131. static int ufoe_reset(DISP_MODULE_ENUM module, void *handle)
  132. {
  133. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_SW_RST_ENGINE, DISP_REG_UFO_START, 1);
  134. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_SW_RST_ENGINE, DISP_REG_UFO_START, 0);
  135. DDPMSG("ufoe reset done\n");
  136. return 0;
  137. }
  138. // ufoe
  139. DDP_MODULE_DRIVER ddp_driver_ufoe =
  140. {
  141. .init = ufoe_init,
  142. .deinit = ufoe_deinit,
  143. .config = ufoe_config,
  144. .start = ufoe_start,
  145. .trigger = NULL,
  146. .stop = ufoe_stop,
  147. .reset = ufoe_reset,
  148. .power_on = ufoe_clock_on,
  149. .power_off = ufoe_clock_off,
  150. .is_idle = NULL,
  151. .is_busy = NULL,
  152. .dump_info = NULL,
  153. .bypass = NULL,
  154. .build_cmdq = NULL,
  155. .set_lcm_utils = NULL,
  156. };