mt_disp_drv.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. *
  31. * The following software/firmware and/or related documentation ("MediaTek Software")
  32. * have been modified by MediaTek Inc. All revisions are subject to any receiver\'s
  33. * applicable license agreements with MediaTek Inc.
  34. */
  35. /*=======================================================================*/
  36. /* HEADER FILES */
  37. /*=======================================================================*/
  38. #include <video_fb.h>
  39. #include <platform/disp_drv_platform.h>
  40. #include <target/board.h>
  41. #include <env.h>
  42. #include "lcm_drv.h"
  43. #include <string.h>
  44. #include <stdlib.h>
  45. #include <platform/mt_gpt.h>
  46. #include <platform/primary_display.h>
  47. #include <platform/mt_disp_drv.h>
  48. #include <arch/arm/mmu.h>
  49. // ---------------------------------------------------------------------------
  50. // Export Functions - Display
  51. // ---------------------------------------------------------------------------
  52. unsigned long long fb_addr_pa_k = 0;
  53. static void *fb_addr_pa = NULL;
  54. static void *fb_addr = NULL;
  55. static void *logo_db_addr = NULL;
  56. static void *logo_db_addr_pa = NULL;
  57. static UINT32 fb_size = 0;
  58. static UINT32 fb_offset_logo = 0; // counter of fb_size
  59. static UINT32 fb_isdirty = 0;
  60. static UINT32 redoffset_32bit = 1; // ABGR
  61. // ---------------------------------------------------------------------------
  62. // Local Variables
  63. // ---------------------------------------------------------------------------
  64. extern LCM_PARAMS *lcm_params;
  65. UINT32 mt_disp_get_vram_size(void)
  66. {
  67. return DISP_GetVRamSize();
  68. }
  69. extern void disp_log_enable(int enable);
  70. extern void dbi_log_enable(int enable);
  71. extern void * memset(void *,int,unsigned int);
  72. #if 0
  73. static disp_dfo_item_t disp_dfo_setting[] = {
  74. {"LCM_FAKE_WIDTH", 0},
  75. {"LCM_FAKE_HEIGHT", 0},
  76. {"DISP_DEBUG_SWITCH", 0}
  77. };
  78. #define MT_DISP_DFO_DEBUG
  79. #ifdef MT_DISP_DFO_DEBUG
  80. #define disp_dfo_printf(string, args...) dprintf(INFO,"[DISP_DFO]"string, ##args)
  81. #else
  82. #define disp_dfo_printf(string, args...) ()
  83. #endif
  84. unsigned int mt_disp_parse_dfo_setting(void)
  85. {
  86. unsigned int i, j=0 ;
  87. char tmp[11];
  88. char *buffer = NULL;
  89. char *ptr = NULL;
  90. buffer = (char *)get_env("DFO");
  91. disp_dfo_printf("env buffer = %s\n", buffer);
  92. if (buffer != NULL) {
  93. for (i = 0; i< (sizeof(disp_dfo_setting)/sizeof(disp_dfo_item_t)); i++) {
  94. j = 0;
  95. memset((void*)tmp, 0, sizeof(tmp)/sizeof(tmp[0]));
  96. ptr = strstr(buffer, disp_dfo_setting[i].name);
  97. if (ptr == NULL) continue;
  98. disp_dfo_printf("disp_dfo_setting[%d].name = [%s]\n", i, ptr);
  99. do {} while ((*ptr++) != ',');
  100. do {tmp[j++] = *ptr++;}
  101. while (*ptr != ',' && j < sizeof(tmp)/sizeof(tmp[0]));
  102. disp_dfo_setting[i].value = atoi((const char*)tmp);
  103. disp_dfo_printf("disp_dfo_setting[%d].name = [%s|%d]\n", i, tmp, disp_dfo_setting[i].value);
  104. }
  105. } else {
  106. disp_dfo_printf("env buffer = NULL\n");
  107. }
  108. return 0;
  109. }
  110. int mt_disp_get_dfo_setting(const char *string, unsigned int *value)
  111. {
  112. unsigned int i = 0;
  113. size_t name_size = 0;
  114. const disp_dfo_item_t *disp_dfo;
  115. if (string == NULL)
  116. return -1;
  117. name_size = sizeof(disp_dfo->name);
  118. for (i=0; i<(sizeof(disp_dfo_setting)/sizeof(disp_dfo_item_t)); i++) {
  119. disp_dfo = &(disp_dfo_setting[i]);
  120. if (!strncmp(disp_dfo->name, string, name_size)) {
  121. *value = disp_dfo->value;
  122. disp_dfo_printf("%s = [DEC]%d [HEX]0x%08x\n", disp_dfo->name, disp_dfo->value, disp_dfo->value);
  123. return 0;
  124. }
  125. }
  126. return 0;
  127. }
  128. #endif
  129. #define FB_LAYER 0
  130. #define BOOT_MENU_LAYER 3
  131. static void _mtkfb_draw_block(unsigned int addr, unsigned int x, unsigned int y, unsigned int w, unsigned int h, unsigned int color)
  132. {
  133. unsigned int i = 0;
  134. unsigned int j = 0;
  135. unsigned int start_addr = addr+ALIGN_TO(CFG_DISPLAY_WIDTH, MTK_FB_ALIGNMENT)*4*y+x*4;
  136. for (j=0; j<h; j++) {
  137. for (i = 0; i<w; i++) {
  138. *(unsigned int*)(start_addr + i*4 + j*ALIGN_TO(CFG_DISPLAY_WIDTH, MTK_FB_ALIGNMENT)*4) = color;
  139. }
  140. }
  141. }
  142. static int _mtkfb_internal_test(unsigned int va, unsigned int w, unsigned int h)
  143. {
  144. // this is for debug, used in bring up day
  145. unsigned int i = 0;
  146. unsigned int color = 0;
  147. int _internal_test_block_size =240;
  148. for (i=0; i<w*h/_internal_test_block_size/_internal_test_block_size; i++) {
  149. color = (i&0x1)*0xff;
  150. //color += ((i&0x2)>>1)*0xff00;
  151. //color += ((i&0x4)>>2)*0xff0000;
  152. color += 0xff000000U;
  153. _mtkfb_draw_block(va,
  154. i%(w/_internal_test_block_size)*_internal_test_block_size,
  155. i/(w/_internal_test_block_size)*_internal_test_block_size,
  156. _internal_test_block_size,
  157. _internal_test_block_size,
  158. color);
  159. }
  160. mt_disp_update(0, 0, CFG_DISPLAY_WIDTH, CFG_DISPLAY_HEIGHT);
  161. mdelay(100);
  162. primary_display_diagnose();
  163. return 0;
  164. /*
  165. _internal_test_block_size = 20;
  166. for (i=0; i<w*h/_internal_test_block_size/_internal_test_block_size; i++) {
  167. color = (i&0x1)*0xff;
  168. color += ((i&0x2)>>1)*0xff00;
  169. color += ((i&0x4)>>2)*0xff0000;
  170. color += 0xff000000U;
  171. _mtkfb_draw_block(va,
  172. i%(w/_internal_test_block_size)*_internal_test_block_size,
  173. i/(w/_internal_test_block_size)*_internal_test_block_size,
  174. _internal_test_block_size,
  175. _internal_test_block_size,
  176. color);
  177. }
  178. mt_disp_update(0, 0, CFG_DISPLAY_WIDTH, CFG_DISPLAY_HEIGHT);
  179. mdelay(100);
  180. primary_display_diagnose();
  181. return 0;*/
  182. }
  183. void mt_disp_init(void *lcdbase)
  184. {
  185. UINT32 boot_mode_addr = 0;
  186. /// fb base pa and va
  187. fb_addr_pa_k = arm_mmu_va2pa((unsigned int)lcdbase);
  188. fb_addr_pa = (void *)((UINT32)(fb_addr_pa_k & 0xffffffffull));
  189. fb_addr = lcdbase;
  190. dprintf(0,"fb_va: 0x%08x, fb_pa: 0x%08x, fb_pa_k: 0x%llx\n", (unsigned int)fb_addr, (unsigned int)fb_addr_pa, fb_addr_pa_k);
  191. fb_size = ALIGN_TO(CFG_DISPLAY_WIDTH, MTK_FB_ALIGNMENT) * CFG_DISPLAY_HEIGHT * CFG_DISPLAY_BPP / 8;
  192. // pa;
  193. boot_mode_addr = ((UINT32)fb_addr_pa + fb_size);
  194. logo_db_addr_pa = (void *)((UINT32)fb_addr_pa - 4 * 1024 * 1024);
  195. // va;
  196. logo_db_addr = (void *)((UINT32)fb_addr - 4 * 1024 * 1024);
  197. fb_offset_logo = 0;
  198. primary_display_init(NULL);
  199. memset((void*)lcdbase, 0x0, DISP_GetVRamSize());
  200. disp_input_config input;
  201. memset(&input, 0, sizeof(disp_input_config));
  202. input.layer = BOOT_MENU_LAYER;
  203. input.layer_en = 1;
  204. input.fmt = redoffset_32bit ? eBGRA8888 : eRGBA8888;
  205. input.addr = boot_mode_addr;
  206. input.src_x = 0;
  207. input.src_y = 0;
  208. input.src_w = CFG_DISPLAY_WIDTH;
  209. input.src_h = CFG_DISPLAY_HEIGHT;
  210. input.src_pitch = CFG_DISPLAY_WIDTH*4;
  211. input.dst_x = 0;
  212. input.dst_y = 0;
  213. input.dst_w = CFG_DISPLAY_WIDTH;
  214. input.dst_h = CFG_DISPLAY_HEIGHT;
  215. input.aen = 1;
  216. input.alpha = 0xff;
  217. primary_display_config_input(&input);
  218. memset(&input, 0, sizeof(disp_input_config));
  219. input.layer = FB_LAYER;
  220. input.layer_en = 1;
  221. input.fmt = redoffset_32bit ? eBGRA8888 : eRGBA8888;
  222. input.addr = (unsigned int)fb_addr_pa;
  223. input.src_x = 0;
  224. input.src_y = 0;
  225. input.src_w = CFG_DISPLAY_WIDTH;
  226. input.src_h = CFG_DISPLAY_HEIGHT;
  227. input.src_pitch = ALIGN_TO(CFG_DISPLAY_WIDTH, MTK_FB_ALIGNMENT)*4;
  228. input.dst_x = 0;
  229. input.dst_y = 0;
  230. input.dst_w = CFG_DISPLAY_WIDTH;
  231. input.dst_h = CFG_DISPLAY_HEIGHT;
  232. input.aen = 1;
  233. input.alpha = 0xff;
  234. primary_display_config_input(&input);
  235. //_mtkfb_internal_test(fb_addr, CFG_DISPLAY_WIDTH, CFG_DISPLAY_HEIGHT);
  236. }
  237. void mt_disp_power(BOOL on)
  238. {
  239. return;
  240. /*#ifndef CFG_MT6577_FPGA
  241. if (on) {
  242. // disp_path_ddp_clock_on();
  243. DISP_PowerEnable(TRUE);
  244. DISP_PanelEnable(TRUE);
  245. mt_disp_update(0, 0, CFG_DISPLAY_WIDTH, CFG_DISPLAY_HEIGHT);
  246. } else {
  247. DISP_PanelEnable(FALSE);
  248. DISP_PowerEnable(FALSE);
  249. // disp_path_ddp_clock_off();
  250. }
  251. #endif*/
  252. }
  253. void* mt_get_logo_db_addr(void)
  254. {
  255. dprintf(0,"mt_get_logo_db_addr: 0x%08x\n",(unsigned int)logo_db_addr);
  256. return logo_db_addr;
  257. }
  258. void* mt_get_logo_db_addr_pa(void)
  259. {
  260. dprintf(0,"mt_get_logo_db_addr_pa: 0x%08x\n",(unsigned int)logo_db_addr_pa);
  261. return logo_db_addr_pa;
  262. }
  263. void* mt_get_fb_addr(void)
  264. {
  265. fb_isdirty = 1;
  266. return (void*)((UINT32)fb_addr + fb_offset_logo * fb_size);
  267. }
  268. void* mt_get_tempfb_addr(void)
  269. {
  270. //use offset = 2 as tempfb for decompress logo
  271. dprintf(0,"mt_get_tempfb_addr: 0x%08x\n",(UINT32)fb_addr + 2*fb_size);
  272. return (void*)((UINT32)fb_addr + 2*fb_size);
  273. }
  274. UINT32 mt_get_fb_size(void)
  275. {
  276. return fb_size;
  277. }
  278. extern void arch_clean_cache_range(addr_t start, size_t len);
  279. void mt_disp_update(UINT32 x, UINT32 y, UINT32 width, UINT32 height)
  280. {
  281. unsigned char *va = (unsigned char *)fb_addr;
  282. dprintf(0,"fb dump: 0x%08x, 0x%08x, 0x%08x, 0x%08x\n", (unsigned int)(*va), (unsigned int)(*(va+4)), (unsigned int)(*(va+8)), (unsigned int)(*(va+0xC)));
  283. arch_clean_cache_range((unsigned int)fb_addr, DISP_GetFBRamSize());
  284. primary_display_trigger(TRUE);
  285. #if 0
  286. if (!primary_display_is_video_mode()) {
  287. /*video mode no need to wait*/
  288. mdelay(30);
  289. }
  290. #endif
  291. /*
  292. // TODO: Fixit!!!!!
  293. if(fb_isdirty)
  294. {
  295. fb_isdirty = 0;
  296. MASKREG32(0x1400E000, 0x1, 0x1); //Enable DISP MUTEX0
  297. MASKREG32(0x1400E004, 0x1, 0x0);
  298. LCD_CHECK_RET(LCD_LayerSetAddress(FB_LAYER - 1, (UINT32)fb_addr + fb_offset_logo * fb_size));
  299. printk("[wwy] hardware address = %x, fb_offset_logo = %d\n",(UINT32)fb_addr + fb_offset_logo * fb_size,fb_offset_logo);
  300. arch_clean_cache_range((unsigned int)fb_addr, DISP_GetFBRamSize());
  301. DISP_CHECK_RET(DISP_UpdateScreen(x, y, width, height));
  302. //wait reg update to set fb_offset_logo
  303. DISP_WaitRegUpdate();
  304. fb_offset_logo = fb_offset_logo ? 0 : 3;
  305. }
  306. else
  307. {
  308. arch_clean_cache_range((unsigned int)fb_addr, DISP_GetFBRamSize());
  309. DISP_CHECK_RET(DISP_UpdateScreen(x, y, width, height));
  310. }
  311. */
  312. }
  313. static void mt_disp_adjusting_hardware_addr(void)
  314. {
  315. dprintf(0,"[wwy] mt_disp_adjusting_hardware_addr fb_offset_logo = %d\n",fb_offset_logo);
  316. if (fb_offset_logo == 0) {
  317. mt_get_fb_addr();
  318. memcpy(fb_addr,(void *)((UINT32)fb_addr + 3 * fb_size),fb_size);
  319. mt_disp_update(0, 0, CFG_DISPLAY_WIDTH, CFG_DISPLAY_HEIGHT);
  320. }
  321. }
  322. UINT32 mt_disp_get_lcd_time(void)
  323. {
  324. unsigned int fps = 0;
  325. // TODO: will enable after te enabled
  326. fps = primary_display_get_vsync_interval();
  327. dprintf(CRITICAL, "%s, fps=%d\n", __func__, fps);
  328. if (fps)
  329. return fps;
  330. else
  331. return 6000;
  332. }
  333. // Attention: this api indicates whether the lcm is connected
  334. int DISP_IsLcmFound(void)
  335. {
  336. return primary_display_is_lcm_connected();
  337. }
  338. const char* mt_disp_get_lcm_id(void)
  339. {
  340. return primary_display_get_lcm_name();
  341. }
  342. void disp_get_fb_address(UINT32 *fbVirAddr, UINT32 *fbPhysAddr)
  343. {
  344. *fbVirAddr = (UINT32)fb_addr;
  345. *fbPhysAddr = (UINT32)fb_addr;
  346. }
  347. UINT32 mt_disp_get_redoffset_32bit(void)
  348. {
  349. return redoffset_32bit;
  350. }
  351. // ---------------------------------------------------------------------------
  352. // Export Functions - Console
  353. // ---------------------------------------------------------------------------
  354. #ifdef CONFIG_CFB_CONSOLE
  355. // video_hw_init -- called by drv_video_init() for framebuffer console
  356. extern UINT32 memory_size(void);
  357. void *video_hw_init (void)
  358. {
  359. static GraphicDevice s_mt65xx_gd;
  360. memset(&s_mt65xx_gd, 0, sizeof(GraphicDevice));
  361. //xuecheng, use new calculate formula;
  362. s_mt65xx_gd.frameAdrs = (UINT32)fb_addr+fb_size;//CFG_DISPLAY_WIDTH*2*(CFG_DISPLAY_HEIGHT-80);//fb_size;//memory_size() - mt_disp_get_vram_size() + fb_size;
  363. s_mt65xx_gd.winSizeX = CFG_DISPLAY_WIDTH;
  364. s_mt65xx_gd.winSizeY = CFG_DISPLAY_HEIGHT;
  365. s_mt65xx_gd.gdfIndex = CFB_X888RGB_32BIT;
  366. dprintf(0, "s_mt65xx_gd.gdfIndex=%d", s_mt65xx_gd.gdfIndex);
  367. s_mt65xx_gd.gdfBytesPP = CFG_DISPLAY_BPP / 8;
  368. s_mt65xx_gd.memSize = s_mt65xx_gd.winSizeX * s_mt65xx_gd.winSizeY * s_mt65xx_gd.gdfBytesPP;
  369. return &s_mt65xx_gd;
  370. }
  371. void video_set_lut(unsigned int index, /* color number */
  372. unsigned char r, /* red */
  373. unsigned char g, /* green */
  374. unsigned char b) /* blue */
  375. {
  376. }
  377. #endif // CONFIG_CFB_CONSOLE