mt_pmic.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <platform/mt_typedefs.h>
  32. #include <platform/mt_reg_base.h>
  33. #include <platform/mt_pmic.h>
  34. #include <platform/mt_rtc.h>
  35. #include <platform/mt_gpt.h>
  36. #include <platform/mt_pmic_wrap_init.h>
  37. #include <printf.h>
  38. #include <platform/upmu_hw.h>
  39. #include <platform/upmu_common.h>
  40. //==============================================================================
  41. // Global variable
  42. //==============================================================================
  43. int Enable_PMIC_LOG = 1;
  44. CHARGER_TYPE g_ret = CHARGER_UNKNOWN;
  45. int g_charger_in_flag = 0;
  46. int g_first_check = 0;
  47. extern int g_R_BAT_SENSE;
  48. extern int g_R_I_SENSE;
  49. extern int g_R_CHARGER_1;
  50. extern int g_R_CHARGER_2;
  51. //==============================================================================
  52. // PMIC-AUXADC related define
  53. //==============================================================================
  54. #define VOLTAGE_FULL_RANGE 1800
  55. #define ADC_PRECISE 32768 // 15 bits
  56. //==============================================================================
  57. // PMIC-AUXADC global variable
  58. //==============================================================================
  59. kal_int32 count_time_out = 100;
  60. void pmic_auxadc_debug(void);
  61. //==============================================================================
  62. // PMIC access API
  63. //==============================================================================
  64. U32 pmic_read_interface(U32 RegNum, U32 *val, U32 MASK, U32 SHIFT)
  65. {
  66. U32 return_value = 0;
  67. U32 pmic_reg = 0;
  68. return_value = pwrap_read(RegNum, &pmic_reg);
  69. if (return_value != 0) {
  70. dprintf(CRITICAL, "[pmic_read_interface] Reg[0x%x]= pmic_wrap read data fail\n", RegNum);
  71. return return_value;
  72. }
  73. //dprintf(INFO, "[pmic_read_interface] Reg[%x]=0x%x\n", RegNum, pmic_reg);
  74. pmic_reg &= (MASK << SHIFT);
  75. *val = (pmic_reg >> SHIFT);
  76. //dprintf(INFO, "[pmic_read_interface] val=0x%x\n", *val);
  77. return return_value;
  78. }
  79. U32 pmic_config_interface(U32 RegNum, U32 val, U32 MASK, U32 SHIFT)
  80. {
  81. U32 return_value = 0;
  82. U32 pmic_reg = 0;
  83. return_value = pwrap_read(RegNum, &pmic_reg);
  84. if (return_value != 0) {
  85. dprintf(CRITICAL, "[pmic_config_interface] Reg[0x%x]= pmic_wrap read data fail\n", RegNum);
  86. return return_value;
  87. }
  88. //dprintf(INFO, "[pmic_config_interface] Reg[%x]=0x%x\n", RegNum, pmic_reg);
  89. pmic_reg &= ~(MASK << SHIFT);
  90. pmic_reg |= (val << SHIFT);
  91. return_value = pwrap_write(RegNum, pmic_reg);
  92. if (return_value != 0) {
  93. dprintf(CRITICAL, "[pmic_config_interface] Reg[0x%x]= pmic_wrap write data fail\n", RegNum);
  94. return return_value;
  95. }
  96. //dprintf(INFO, "[pmic_config_interface] write Reg[%x]=0x%x\n", RegNum, pmic_reg);
  97. return return_value;
  98. }
  99. U32 upmu_get_reg_value(U32 reg)
  100. {
  101. U32 ret = 0;
  102. U32 temp_val = 0;
  103. ret = pmic_read_interface(reg, &temp_val, 0xFFFF, 0x0);
  104. if (Enable_PMIC_LOG > 1)
  105. dprintf(INFO, "%d", ret);
  106. return temp_val;
  107. }
  108. U32 upmu_set_reg_value(U32 reg, U32 reg_val)
  109. {
  110. U32 ret = 0;
  111. ret = pmic_config_interface(reg, reg_val, 0xFFFF, 0x0);
  112. return ret;
  113. }
  114. //==============================================================================
  115. // PMIC Exported APIs
  116. //==============================================================================
  117. void pmic_cold_reset(void)
  118. {
  119. pmic_set_register_value(PMIC_RG_CRST, 1);
  120. }
  121. unsigned int pmic_power_hold(unsigned int hold)
  122. {
  123. if (hold > 1) {
  124. dprintf(CRITICAL, "[PMIC]POWER_HOLD hold = %d only 0 or 1\n", hold);
  125. return 1;
  126. }
  127. if (hold)
  128. dprintf(INFO, "[PMIC]POWER_HOLD ON\n");
  129. else
  130. dprintf(INFO, "[PMIC]POWER_HOLD OFF\n");
  131. /* MT6335 must keep power hold */
  132. pmic_config_interface(PMIC_RG_PWRHOLD_ADDR, hold, PMIC_RG_PWRHOLD_MASK, PMIC_RG_PWRHOLD_SHIFT);
  133. dprintf(INFO, "[PMIC]MT6335 PowerHold = 0x%x\n", pmic_get_register_value(PMIC_RG_PWRHOLD));
  134. return 0;
  135. }
  136. //==============================================================================
  137. // PMIC Usage APIs
  138. //==============================================================================
  139. U32 get_pmic_chip_version(void)
  140. {
  141. U32 val = 0;
  142. val = pmic_get_register_value(PMIC_SWCID);
  143. return val;
  144. }
  145. U32 pmic_upmu_get_rgs_chrdet(void)
  146. {
  147. U32 ret = 0;
  148. U32 val = 0;
  149. ret = pmic_read_interface((U32)(PMIC_RGS_CHRDET_ADDR), (&val),
  150. (U32)(PMIC_RGS_CHRDET_MASK),
  151. (U32)(PMIC_RGS_CHRDET_SHIFT));
  152. if (ret != 0)
  153. dprintf(CRITICAL, "[%s] error return value: %d\n", __func__, ret);
  154. return val;
  155. }
  156. kal_bool upmu_is_chr_det(void)
  157. {
  158. U32 tmp32=0;
  159. #if 0
  160. tmp32 = 1; // for bring up
  161. #else
  162. tmp32 = pmic_upmu_get_rgs_chrdet();
  163. #endif
  164. dprintf(CRITICAL, "[upmu_is_chr_det] %d\n", tmp32);
  165. if (tmp32 == 0) {
  166. return KAL_FALSE;
  167. } else {
  168. return KAL_TRUE;
  169. }
  170. }
  171. kal_bool pmic_chrdet_status(void)
  172. {
  173. if ( upmu_is_chr_det() == KAL_TRUE ) {
  174. #ifndef USER_BUILD
  175. dprintf(INFO, "[pmic_chrdet_status] Charger exist\r\n");
  176. #endif
  177. return KAL_TRUE;
  178. } else {
  179. #ifndef USER_BUILD
  180. dprintf(INFO, "[pmic_chrdet_status] No charger\r\n");
  181. #endif
  182. return KAL_FALSE;
  183. }
  184. }
  185. int pmic_detect_powerkey(void)
  186. {
  187. U32 ret = 0;
  188. U32 val = 0;
  189. ret = pmic_read_interface((U32)(PMIC_PWRKEY_DEB_ADDR), (&val),
  190. (U32)(PMIC_PWRKEY_DEB_MASK),
  191. (U32)(PMIC_PWRKEY_DEB_SHIFT));
  192. if (Enable_PMIC_LOG > 1)
  193. dprintf(INFO, "%d", ret);
  194. if (val == 1) {
  195. #ifndef USER_BUILD
  196. dprintf(INFO, "LK pmic powerkey Release\n");
  197. #endif
  198. return 0;
  199. } else {
  200. #ifndef USER_BUILD
  201. dprintf(INFO, "LK pmic powerkey Press\n");
  202. #endif
  203. return 1;
  204. }
  205. }
  206. int pmic_detect_homekey(void)
  207. {
  208. U32 ret = 0;
  209. U32 val = 0;
  210. ret = pmic_read_interface((U32)(PMIC_HOMEKEY_DEB_ADDR), (&val),
  211. (U32)(PMIC_HOMEKEY_DEB_MASK),
  212. (U32)(PMIC_HOMEKEY_DEB_SHIFT));
  213. if (Enable_PMIC_LOG > 1)
  214. dprintf(INFO, "%d", ret);
  215. if (val==1) {
  216. #ifndef USER_BUILD
  217. dprintf(INFO, "LK pmic HOMEKEY Release\n");
  218. #endif
  219. return 0;
  220. } else {
  221. #ifndef USER_BUILD
  222. dprintf(INFO, "LK pmic HOMEKEY Press\n");
  223. #endif
  224. return 1;
  225. }
  226. }
  227. //==============================================================================
  228. // PMIC Init Code
  229. //==============================================================================
  230. U32 pmic_init (void)
  231. {
  232. U32 ret_code = PMIC_TEST_PASS;
  233. dprintf(INFO, "[pmic_init] LK Start..................\n");
  234. dprintf(INFO, "[pmic_init] MT6356 CHIP Code = 0x%x\n", get_pmic_chip_version());
  235. dprintf(INFO, "[pmic_init] Done\n");
  236. /*pmic_auxadc_debug();*/
  237. return ret_code;
  238. }
  239. //==============================================================================
  240. // PMIC API for LK : AUXADC
  241. //==============================================================================
  242. #define PMIC_AUXADC_DEBUG(_reg) \
  243. { \
  244. value = pmic_get_register_value(_reg); \
  245. dprintf(INFO, "[%s] %s = 0x%x\n", __func__, #_reg, value); \
  246. }
  247. void pmic_auxadc_debug(void)
  248. {
  249. int value;
  250. PMIC_AUXADC_DEBUG(PMIC_RG_STRUP_AUXADC_RSTB_SEL);
  251. PMIC_AUXADC_DEBUG(PMIC_RG_STRUP_AUXADC_RSTB_SW);
  252. PMIC_AUXADC_DEBUG(PMIC_RG_STRUP_AUXADC_START_SEL);
  253. PMIC_AUXADC_DEBUG(PMIC_AUXADC_MDRT_DET_EN);
  254. PMIC_AUXADC_DEBUG(PMIC_AUXADC_MDRT_DET_PRD);
  255. PMIC_AUXADC_DEBUG(PMIC_AUXADC_MDRT_DET_WKUP_EN);
  256. PMIC_AUXADC_DEBUG(PMIC_AUXADC_MDRT_DET_SRCLKEN_IND);
  257. PMIC_AUXADC_DEBUG(PMIC_AUXADC_CK_AON);
  258. PMIC_AUXADC_DEBUG(PMIC_AUXADC_DATA_REUSE_SEL);
  259. PMIC_AUXADC_DEBUG(PMIC_AUXADC_DATA_REUSE_EN);
  260. }
  261. struct pmic_auxadc_t {
  262. u8 resolution;
  263. u8 r_val;
  264. unsigned int channel_rqst;
  265. unsigned int channel_rdy;
  266. unsigned int channel_out;
  267. };
  268. struct pmic_auxadc_t pmic_auxadc_channel[] = {
  269. {15, 3, PMIC_AUXADC_RQST_CH0, /* BATADC */
  270. PMIC_AUXADC_ADC_RDY_CH0_BY_AP, PMIC_AUXADC_ADC_OUT_CH0_BY_AP},
  271. {12, 1, PMIC_AUXADC_RQST_CH2, /* VCDT */
  272. PMIC_AUXADC_ADC_RDY_CH2, PMIC_AUXADC_ADC_OUT_CH2},
  273. {12, 1, PMIC_AUXADC_RQST_CH3, /* BAT TEMP */
  274. PMIC_AUXADC_ADC_RDY_CH3, PMIC_AUXADC_ADC_OUT_CH3},
  275. {12, 1, PMIC_AUXADC_RQST_BATID, /* BATID */
  276. PMIC_AUXADC_ADC_RDY_BATID, PMIC_AUXADC_ADC_OUT_BATID},
  277. {12, 1, PMIC_AUXADC_RQST_CH11, /* VBIF */
  278. PMIC_AUXADC_ADC_RDY_CH11, PMIC_AUXADC_ADC_OUT_CH11},
  279. {12, 1, PMIC_AUXADC_RQST_CH4, /* CHIP TEMP */
  280. PMIC_AUXADC_ADC_RDY_CH4, PMIC_AUXADC_ADC_OUT_CH4},
  281. {12, 1, PMIC_AUXADC_RQST_CH4, /* DCXO */
  282. PMIC_AUXADC_ADC_RDY_DCXO_BY_AP, PMIC_AUXADC_ADC_OUT_DCXO_BY_AP},
  283. {12, 1, PMIC_AUXADC_RQST_CH5, /* ACCDET Multi-Key */
  284. PMIC_AUXADC_ADC_RDY_CH5, PMIC_AUXADC_ADC_OUT_CH5},
  285. {15, 1, PMIC_AUXADC_RQST_CH7, /* TSX */
  286. PMIC_AUXADC_ADC_RDY_CH7_BY_AP, PMIC_AUXADC_ADC_OUT_CH7_BY_AP},
  287. {12, 1, PMIC_AUXADC_RQST_CH9, /* HP OFFSET CAL */
  288. PMIC_AUXADC_ADC_RDY_CH9, PMIC_AUXADC_ADC_OUT_CH9},
  289. {15, 3, PMIC_AUXADC_RQST_CH1, /* ISENSE */
  290. PMIC_AUXADC_ADC_RDY_CH1_BY_AP, PMIC_AUXADC_ADC_OUT_CH1_BY_AP},
  291. };
  292. int pmic_get_auxadc_value(PMIC_AUXADC_LIST list)
  293. {
  294. int count = 0;
  295. signed int adc_result = 0, reg_val = 0;
  296. struct pmic_auxadc_t *auxadc_channel;
  297. if (list >= AUXADC_LIST_MAX) {
  298. dprintf(INFO, "[%s] Invalid list(%d)\n", __func__, list);
  299. return -1;
  300. }
  301. auxadc_channel = &pmic_auxadc_channel[list];
  302. if (list == AUXADC_LIST_DCXO)
  303. pmic_set_register_value(PMIC_AUXADC_DCXO_CH4_MUX_AP_SEL, 1);
  304. if (list == AUXADC_LIST_CHIP_TEMP)
  305. pmic_set_register_value(PMIC_AUXADC_DCXO_CH4_MUX_AP_SEL, 0);
  306. pmic_set_register_value(auxadc_channel->channel_rqst, 1);
  307. udelay(10);
  308. while (pmic_get_register_value(auxadc_channel->channel_rdy) != 1) {
  309. udelay(1300);
  310. if ((count++) > count_time_out) {
  311. dprintf(INFO, "[%s] (%d) Time out!\n", __func__, list);
  312. break;
  313. }
  314. }
  315. reg_val = pmic_get_register_value(auxadc_channel->channel_out);
  316. if (auxadc_channel->resolution == 12)
  317. adc_result = (reg_val * auxadc_channel->r_val *
  318. VOLTAGE_FULL_RANGE) / 4096;
  319. else if (auxadc_channel->resolution == 15)
  320. adc_result = (reg_val * auxadc_channel->r_val *
  321. VOLTAGE_FULL_RANGE) / 32768;
  322. dprintf(INFO, "[%s] reg_val = 0x%x, adc_result = %d\n",
  323. __func__, reg_val, adc_result);
  324. return adc_result;
  325. }
  326. int get_bat_sense_volt(int times)
  327. {
  328. return pmic_get_auxadc_value(AUXADC_LIST_BATADC);
  329. }
  330. int get_i_sense_volt(int times)
  331. {
  332. return pmic_get_auxadc_value(AUXADC_LIST_ISENSE);
  333. }
  334. #define R_CHARGER_1 330
  335. #define R_CHARGER_2 39
  336. int get_charger_volt(int times)
  337. {
  338. kal_int32 val;
  339. val = pmic_get_auxadc_value(AUXADC_LIST_VCDT);
  340. val = (((R_CHARGER_1+R_CHARGER_2)*100*val)/R_CHARGER_2)/100;
  341. return val;
  342. }
  343. int get_tbat_volt(int times)
  344. {
  345. return pmic_get_auxadc_value(AUXADC_LIST_BATTEMP);
  346. }
  347. #define CUST_R_SENSE 68
  348. int get_charging_current(int times)
  349. {
  350. kal_int32 ADC_I_SENSE = 1; // 1 measure time
  351. kal_int32 ADC_BAT_SENSE = 1; // 1 measure time
  352. int ICharging = 0;
  353. ADC_I_SENSE = get_i_sense_volt(1);
  354. ADC_BAT_SENSE = get_bat_sense_volt(1);
  355. ICharging = (ADC_I_SENSE - ADC_BAT_SENSE ) * 1000 / CUST_R_SENSE;
  356. return ICharging;
  357. }