ddp_ufoe.c 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #define LOG_TAG "UFOE"
  32. #include "platform/ddp_log.h"
  33. #include "platform/ddp_info.h"
  34. #include "platform/ddp_hal.h"
  35. #include "platform/ddp_reg.h"
  36. static bool ufoe_enable = false;
  37. static void ufoe_dump(void)
  38. {
  39. DDPMSG("==DISP UFOE REGS==\n");
  40. DDPMSG("(0x000)UFOE_START =0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  41. DDPMSG("(0x000)UFOE_CFG0 =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CFG_0B));
  42. DDPMSG("(0x000)UFOE_CFG1 =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CFG_1B));
  43. DDPMSG("(0x000)UFOE_WIDTH =0x%x\n", DISP_REG_GET(DISP_REG_UFO_FRAME_WIDTH));
  44. DDPMSG("(0x000)UFOE_HEIGHT =0x%x\n", DISP_REG_GET(DISP_REG_UFO_FRAME_HEIGHT));
  45. DDPMSG("(0x000)UFOE_PAD =0x%x\n", DISP_REG_GET(DISP_REG_UFO_CR0P6_PAD));
  46. }
  47. static int ufoe_init(DISP_MODULE_ENUM module,void * handle)
  48. {
  49. ddp_enable_module_clock(module);
  50. return 0;
  51. }
  52. static int ufoe_deinit(DISP_MODULE_ENUM module,void * handle)
  53. {
  54. ddp_disable_module_clock(module);
  55. return 0;
  56. }
  57. int ufoe_start(DISP_MODULE_ENUM module, void* cmdq)
  58. {
  59. if (ufoe_enable) {
  60. DISP_REG_SET_FIELD(cmdq, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 1);
  61. }
  62. DDPMSG("ufoe_start, ufoe_start:0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  63. return 0;
  64. }
  65. int ufoe_stop(DISP_MODULE_ENUM module, void *cmdq_handle)
  66. {
  67. DISP_REG_SET_FIELD(cmdq_handle, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 0);
  68. DDPMSG("ufoe_stop, ufoe_start:0x%x\n", DISP_REG_GET(DISP_REG_UFO_START));
  69. return 0;
  70. }
  71. static int ufoe_config(DISP_MODULE_ENUM module, disp_ddp_path_config* pConfig, void* handle)
  72. {
  73. LCM_DSI_PARAMS *lcm_config = &(pConfig->dsi_config);
  74. if (lcm_config->ufoe_enable == 1) {
  75. ufoe_enable = true;
  76. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_BYPASS, DISP_REG_UFO_START, 0);//disable BYPASS ufoe
  77. // DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_START, DISP_REG_UFO_START, 1);
  78. if (lcm_config->ufoe_params.lr_mode_en == 1) {
  79. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_LR_EN, DISP_REG_UFO_START, 1);
  80. } else {
  81. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_LR_EN, DISP_REG_UFO_START, 0);
  82. if (lcm_config->ufoe_params.compress_ratio == 3) {
  83. unsigned int internal_width = pConfig->dst_w + pConfig->dst_w%4;
  84. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_COM_RATIO, DISP_REG_UFO_CFG_0B, 1);
  85. if (internal_width % 6 != 0) {
  86. DISP_REG_SET_FIELD(handle, CR0P6_PAD_FLD_DISP_UFO_STR_PAD_NUM, DISP_REG_UFO_CR0P6_PAD , (internal_width/6 + 1) * 6 - internal_width);
  87. }
  88. } else
  89. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_COM_RATIO, DISP_REG_UFO_CFG_0B, 0);
  90. if (lcm_config->ufoe_params.vlc_disable) {
  91. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_VLC_EN, DISP_REG_UFO_CFG_0B, 0);
  92. DISP_REG_SET(handle, DISP_REG_UFO_CFG_1B, 0x1);
  93. } else {
  94. DISP_REG_SET_FIELD(handle, CFG_0B_FLD_DISP_UFO_CFG_VLC_EN, DISP_REG_UFO_CFG_0B, 1);
  95. DISP_REG_SET(handle, DISP_REG_UFO_CFG_1B, (lcm_config->ufoe_params.vlc_config == 0)?5: lcm_config->ufoe_params.vlc_config);
  96. }
  97. }
  98. DISP_REG_SET(handle, DISP_REG_UFO_FRAME_WIDTH, pConfig->dst_w);
  99. DISP_REG_SET(handle, DISP_REG_UFO_FRAME_HEIGHT, pConfig->dst_h);
  100. }
  101. ufoe_dump();
  102. return 0;
  103. }
  104. static int ufoe_clock_on(DISP_MODULE_ENUM module,void * handle)
  105. {
  106. ddp_enable_module_clock(module);
  107. DDPMSG("ufoe_clock on CG 0x%x \n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
  108. return 0;
  109. }
  110. static int ufoe_clock_off(DISP_MODULE_ENUM module,void * handle)
  111. {
  112. ddp_disable_module_clock(module);
  113. DDPMSG("ufoe_clock off CG 0x%x \n", DISP_REG_GET(DISP_REG_CONFIG_MMSYS_CG_CON0));
  114. return 0;
  115. }
  116. static int ufoe_reset(DISP_MODULE_ENUM module, void *handle)
  117. {
  118. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_SW_RST_ENGINE, DISP_REG_UFO_START, 1);
  119. DISP_REG_SET_FIELD(handle, START_FLD_DISP_UFO_SW_RST_ENGINE, DISP_REG_UFO_START, 0);
  120. DDPMSG("ufoe reset done\n");
  121. return 0;
  122. }
  123. // ufoe
  124. DDP_MODULE_DRIVER ddp_driver_ufoe = {
  125. .init = ufoe_init,
  126. .deinit = ufoe_deinit,
  127. .config = ufoe_config,
  128. .start = ufoe_start,
  129. .trigger = NULL,
  130. .stop = ufoe_stop,
  131. .reset = ufoe_reset,
  132. .power_on = ufoe_clock_on,
  133. .power_off = ufoe_clock_off,
  134. .is_idle = NULL,
  135. .is_busy = NULL,
  136. .dump_info = NULL,
  137. .bypass = NULL,
  138. .build_cmdq = NULL,
  139. .set_lcm_utils = NULL,
  140. };