interrupts.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <arch/arm.h>
  32. #include <reg.h>
  33. #include <kernel/thread.h>
  34. #include <platform/mt_typedefs.h>
  35. #include <platform/mt_reg_base.h>
  36. #include <platform/mt_gpt.h>
  37. #include <platform/mt_irq.h>
  38. #include <mt_gic.h>
  39. #include <platform/boot_mode.h>
  40. #include <debug.h>
  41. #define MPIDR_LEVEL_BITS 8
  42. #define MPIDR_LEVEL_MASK ((1 << MPIDR_LEVEL_BITS) - 1)
  43. #define MPIDR_AFFINITY_LEVEL(mpidr, level) \
  44. ((mpidr >> (MPIDR_LEVEL_BITS * level)) & MPIDR_LEVEL_MASK)
  45. extern uint32_t mt_mpidr_read(void);
  46. extern void lk_scheduler(void);
  47. extern void lk_usb_scheduler(void);
  48. extern void lk_nand_irq_handler(unsigned int irq);
  49. extern void lk_msdc_irq_handler(unsigned int irq);
  50. extern void dummy_ap_irq_handler(unsigned int irq)__attribute__((weak)); /* this function is empty for normal load */
  51. extern BOOT_ARGUMENT *g_boot_arg;
  52. uint64_t mt_irq_get_affinity(void)
  53. {
  54. uint64_t mpidr, aff;
  55. int mp0off;
  56. #ifdef MACH_FPGA
  57. mp0off = 0;
  58. #else
  59. #ifdef MTK_FORCE_CLUSTER1
  60. mp0off = 1;
  61. #elif defined(MTK_CAN_FROM_CLUSTER1)
  62. mp0off = (get_devinfo_with_index(8) & 0x80) ? 1 : 0;
  63. #else
  64. mp0off = 0;
  65. #endif
  66. #endif
  67. mpidr = (uint64_t) mt_mpidr_read();
  68. aff = (
  69. // MPIDR_AFFINITY_LEVEL(mpidr, 3) << 32 |
  70. MPIDR_AFFINITY_LEVEL(mpidr, 2) << 16 |
  71. MPIDR_AFFINITY_LEVEL(mpidr, 1) << 8 |
  72. MPIDR_AFFINITY_LEVEL(mpidr, 0)
  73. );
  74. /*
  75. * cluster id + 1 when mp0 off
  76. */
  77. if (mp0off)
  78. aff += (1 << 8);
  79. return aff;
  80. }
  81. uint32_t mt_interrupt_needed_for_secure(void)
  82. {
  83. #if defined(MACH_FPGA) && defined(FPGA_BOOT_FROM_LK)
  84. return 1;
  85. #endif
  86. if (g_boot_arg->boot_mode == DOWNLOAD_BOOT)
  87. return 1;
  88. return 0;
  89. }
  90. enum handler_return platform_irq(struct arm_iframe *frame)
  91. {
  92. unsigned int irq = mt_irq_get();
  93. if (irq == MT_GPT_IRQ_ID)
  94. lk_scheduler();
  95. else if (irq == MT_USB0_IRQ_ID)
  96. lk_usb_scheduler();
  97. #ifndef MTK_EMMC_SUPPORT
  98. else if (irq == MT_NFI_IRQ_ID)
  99. lk_nand_irq_handler(irq);
  100. #endif
  101. else if (irq == MT_MSDC0_IRQ_ID || irq == MT_MSDC1_IRQ_ID)
  102. lk_msdc_irq_handler(irq);
  103. if (dummy_ap_irq_handler)
  104. dummy_ap_irq_handler(irq);
  105. //return INT_NO_RESCHEDULE;
  106. return INT_RESCHEDULE;
  107. }
  108. void platform_fiq(struct arm_iframe *frame)
  109. {
  110. }