mtk-lk/platform/mt6763/mt_i2c.c

/* Copyright Statement:
*
* This software/firmware and related documentation ("MediaTek Software") are
* protected under relevant copyright laws. The information contained herein
* is confidential and proprietary to MediaTek Inc. and/or its licensors.
* Without the prior written permission of MediaTek inc. and/or its licensors,
* any reproduction, modification, use or disclosure of MediaTek Software,
* and information contained herein, in whole or in part, shall be strictly prohibited.
*/
/* MediaTek Inc. (C) 2015. All rights reserved.
*
* BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
* THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
* RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
* AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
* NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
* SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
* SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
* THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
* THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
* CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
* SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
* STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
* CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
* AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
* OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
* MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
* The following software/firmware and/or related documentation ("MediaTek Software")
* have been modified by MediaTek Inc. All revisions are subject to any receiver\'s
* applicable license agreements with MediaTek Inc.
*/

#include <platform/mt_i2c.h>
#include <platform/mt_pmic_wrap_init.h>
#include <platform/mt_gpio.h>

/******************************internal API********************************************************/
#define I2C_PMIC_WR(addr, data)   pwrap_write((U32)addr, data)
#define I2C_PMIC_RD(addr)         ({ \
    U32 ext_data; \
    (pwrap_read((U32)addr,&ext_data) != 0)?-1:ext_data;})

static inline void i2c_writel(mt_i2c * i2c, U8 offset, U16 value)
{
	//__raw_writew(value, (i2c->base) + (offset));
	mt_reg_sync_writel(value, (i2c->base) + (offset));
}

static inline U32 i2c_readl(mt_i2c * i2c, U8 offset)
{
	return DRV_Reg32((i2c->base) + (offset));
}
/***********************************declare  API**************************/
static void mt_i2c_clock_enable(mt_i2c *i2c);
static void mt_i2c_clock_disable(mt_i2c *i2c);

/***********************************I2C common Param **************************/
volatile U32 I2C_TIMING_REG_BACKUP[8]= {0};

/***********************************i2c debug********************************************************/
#define I2C_DEBUG_FS
#ifdef I2C_DEBUG_FS
#define PORT_COUNT 8
#define MESSAGE_COUNT 16
#define I2C_T_DMA 1
#define I2C_T_TRANSFERFLOW 2
#define I2C_T_SPEED 3
/*7 ports,16 types of message*/
U8 i2c_port[ PORT_COUNT ][ MESSAGE_COUNT ];

#define I2CINFO( type, format, arg...) do { \
    if ( type < MESSAGE_COUNT && type >= 0 ) { \
      if ( i2c_port[i2c->id][0] != 0 && ( i2c_port[i2c->id][type] != 0 || i2c_port[i2c->id][MESSAGE_COUNT - 1] != 0) ) { \
        I2CLOG( format, ## arg); \
      } \
    } \
  } while (0)

#ifdef I2C_DRIVER_IN_KERNEL
static ssize_t show_config(struct device *dev, struct device_attribute *attr, char *buff)
{
	S32 i = 0;
	S32 j = 0;
	char *buf = buff;
	for ( i =0; i < PORT_COUNT; i++) {
		for ( j=0; j < MESSAGE_COUNT; j++) i2c_port[i][j] += '0';
		strncpy(buf, (char *)i2c_port[i], MESSAGE_COUNT);
		buf += MESSAGE_COUNT;
		*buf = '\n';
		buf++;
		for ( j=0; j < MESSAGE_COUNT; j++) i2c_port[i][j] -= '0';
	}
	return (buf - buff);
}

static ssize_t set_config(struct device *dev, struct device_attribute *attr, const char *buf, size_t count)
{
	S32 port,type,status;

	if ( sscanf(buf, "%d %d %d", &port, &type, &status) ) {
		if ( port >= PORT_COUNT || port < 0 || type >= MESSAGE_COUNT || type < 0 ) {
			/*Invalid param*/
			I2CERR("i2c debug system: Parameter overflowed!\n");
		} else {
			if ( status != 0 )
				i2c_port[port][type] = 1;
			else
				i2c_port[port][type] = 0;

			I2CLOG("port:%d type:%d status:%s\ni2c debug system: Parameter accepted!\n", port, type, status?"on":"off");
		}
	} else {
		/*parameter invalid*/
		I2CERR("i2c debug system: Parameter invalid!\n");
	}
	return count;
}

static DEVICE_ATTR(debug, S_IRUGO|S_IWUGO, show_config, set_config);
#endif
#else
#define I2CINFO(type, format, arg...)
#endif

/* calculate i2c port speed */
static int mtk_i2c_calculate_speed(mt_i2c *i2c,
	unsigned int clk_src_in_khz,
	unsigned int speed_hkz,
	unsigned int *timing_step_cnt,
	unsigned int *timing_sample_cnt)
{
	unsigned int khz;
	unsigned int step_cnt;
	unsigned int sample_cnt;
	unsigned int sclk;
	unsigned int hclk;
	unsigned int max_step_cnt;
	unsigned int sample_div = MAX_SAMPLE_CNT_DIV;
	unsigned int step_div;
	unsigned int min_div;
	unsigned int best_mul;
	unsigned int cnt_mul;

	if (speed_hkz > MAX_HS_MODE_SPEED) {
		return -EINVAL_I2C;
	} else if (speed_hkz > MAX_FS_MODE_SPEED) {
		max_step_cnt = MAX_HS_STEP_CNT_DIV;
	} else {
		max_step_cnt = MAX_STEP_CNT_DIV;
	}
	step_div = max_step_cnt;

	/* Find the best combination */
	khz = speed_hkz;
	hclk = clk_src_in_khz;
	min_div = ((hclk >> 1) + khz - 1) / khz;
	best_mul = MAX_SAMPLE_CNT_DIV * max_step_cnt;
	for (sample_cnt = 1; sample_cnt <= MAX_SAMPLE_CNT_DIV; sample_cnt++) {
		step_cnt = (min_div + sample_cnt - 1) / sample_cnt;
		cnt_mul = step_cnt * sample_cnt;
		if (step_cnt > max_step_cnt)
			continue;
		if (cnt_mul < best_mul) {
			best_mul = cnt_mul;
			sample_div = sample_cnt;
			step_div = step_cnt;
			if (best_mul == min_div)
				break;
		}
	}
	sample_cnt = sample_div;
	step_cnt = step_div;
	sclk = hclk / (2 * sample_cnt * step_cnt);
	if (sclk > khz) {
		I2CERR("i2c%d %s mode: unsupported speed (%ldkhz)\n",
			i2c->id, (speed_hkz > MAX_FS_MODE_SPEED) ?  "HS" : "ST/FT", (long int)khz);
		return -EINVAL_I2C;;
	}

	step_cnt--;
	sample_cnt--;

	*timing_step_cnt = step_cnt;
	*timing_sample_cnt = sample_cnt;

	return 0;
}

/***********************************common API********************************************************/
/*Set i2c port speed*/
S32 i2c_set_speed(mt_i2c *i2c)
{
	int ret = 0;
	unsigned int step_cnt = 0;
	unsigned int sample_cnt = 0;
	unsigned int l_step_cnt = 0;
	unsigned int l_sample_cnt = 0;
	unsigned int speed_khz;
	unsigned int clk_src_in_khz = i2c->clk;
	unsigned int duty = 50;

	speed_khz = i2c->speed;

	if (speed_khz > MAX_FS_MODE_SPEED) {
		/* Set the hign speed mode register */
		ret = mtk_i2c_calculate_speed(i2c, clk_src_in_khz,
			MAX_FS_MODE_SPEED, &l_step_cnt, &l_sample_cnt);
		if (ret < 0)
			return ret;

		ret = mtk_i2c_calculate_speed(i2c, clk_src_in_khz,
			speed_khz, &step_cnt, &sample_cnt);
		if (ret < 0)
			return ret;

		i2c->high_speed_reg = 0x3 |
			(sample_cnt & 0x7) << 12 |
			(step_cnt & 0x7) << 8;

		i2c->timing_reg =
			(l_sample_cnt & 0x7) << 8 |
			(l_step_cnt & 0x3f) << 0;

		i2c->ltiming_reg = (l_sample_cnt << 6) | (l_step_cnt << 0) |
				(sample_cnt & 0x7) << 12 |
				(step_cnt & 0x7) << 9;
	} else {
		if (speed_khz > MAX_ST_MODE_SPEED && speed_khz <= MAX_FS_MODE_SPEED)
			duty = DUTY_CYCLE;
		ret = mtk_i2c_calculate_speed(i2c, clk_src_in_khz,
			(speed_khz * 50 / duty), &step_cnt, &sample_cnt);
		if (ret < 0)
			return ret;

		ret = mtk_i2c_calculate_speed(i2c, clk_src_in_khz,
			(speed_khz * 50 / (100 - duty)), &l_step_cnt, &l_sample_cnt);
		if (ret < 0)
			return ret;

		i2c->timing_reg =
			(sample_cnt & 0x7) << 8 |
			(step_cnt & 0x3f) << 0;

		i2c->ltiming_reg =
			(l_sample_cnt & 0x7) << 6 |
			(l_step_cnt & 0x3f) << 0;
		/* Disable the high speed transaction */
		i2c->high_speed_reg = 0x0;
	}

	return 0;
}

void _i2c_dump_info(mt_i2c *i2c)
{
	//I2CFUC();
	I2CERR("I2C structure:\n"
	       I2CTAG"Clk=%d,Id=%d,Mode=%x,St_rs=%x,Dma_en=%x,Op=%x,Poll_en=%x,Irq_stat=%x\n"
	       I2CTAG"Trans_len=%x,Trans_num=%x,Trans_auxlen=%x,Data_size=%x,speed=%d\n",
	       //,Trans_stop=%u,Trans_comp=%u,Trans_error=%u\n"
	       i2c->clk,i2c->id,i2c->mode,i2c->st_rs,i2c->dma_en,i2c->op,i2c->poll_en,i2c->irq_stat,
	       i2c->trans_data.trans_len,i2c->trans_data.trans_num,i2c->trans_data.trans_auxlen,i2c->trans_data.data_size,i2c->speed);
	// atomic_read(&i2c->trans_stop),atomic_read(&i2c->trans_comp),atomic_read(&i2c->trans_err),

	I2CERR("base address 0x%x\n",i2c->base);
	I2CERR("I2C register:\n"
	       I2CTAG"SLAVE_ADDR=%x,INTR_MASK=%x,INTR_STAT=%x,CONTROL=%x,TRANSFER_LEN=%x\n"
	       I2CTAG"TRANSAC_LEN=%x,DELAY_LEN=%x,TIMING=%x,LTIMING=%x,START=%x,FIFO_STAT=%x\n"
	       I2CTAG"IO_CONFIG=%x,HS=%x,DCM_EN=%x,DEBUGSTAT=%x,EXT_CONF=%x,TRANSFER_LEN_AUX=%x,CLOCK_DIV=%x\n",
	       (i2c_readl(i2c, OFFSET_SLAVE_ADDR)),
	       (i2c_readl(i2c, OFFSET_INTR_MASK)),
	       (i2c_readl(i2c, OFFSET_INTR_STAT)),
	       (i2c_readl(i2c, OFFSET_CONTROL)),
	       (i2c_readl(i2c, OFFSET_TRANSFER_LEN)),
	       (i2c_readl(i2c, OFFSET_TRANSAC_LEN)),
	       (i2c_readl(i2c, OFFSET_DELAY_LEN)),
	       (i2c_readl(i2c, OFFSET_TIMING)),
	       (i2c_readl(i2c, OFFSET_LTIMING)),
	       (i2c_readl(i2c, OFFSET_START)),
	       (i2c_readl(i2c, OFFSET_FIFO_STAT)),
	       (i2c_readl(i2c, OFFSET_IO_CONFIG)),
	       (i2c_readl(i2c, OFFSET_HS)),
	       (i2c_readl(i2c, OFFSET_DCM_EN)),
	       (i2c_readl(i2c, OFFSET_DEBUGSTAT)),
	       (i2c_readl(i2c, OFFSET_EXT_CONF)),
	       (i2c_readl(i2c, OFFSET_TRANSFER_LEN_AUX)),
	       (i2c_readl(i2c, OFFSET_CLOCK_DIV)));
	/*
	I2CERR("DMA register:\nINT_FLAG %x\nCON %x\nTX_MEM_ADDR %x\nRX_MEM_ADDR %x\nTX_LEN %x\nRX_LEN %x\nINT_EN %x\nEN %x\n",
	    (__raw_readl(i2c->pdmabase+OFFSET_INT_FLAG)),
	    (__raw_readl(i2c->pdmabase+OFFSET_CON)),
	    (__raw_readl(i2c->pdmabase+OFFSET_TX_MEM_ADDR)),
	    (__raw_readl(i2c->pdmabase+OFFSET_RX_MEM_ADDR)),
	    (__raw_readl(i2c->pdmabase+OFFSET_TX_LEN)),
	    (__raw_readl(i2c->pdmabase+OFFSET_RX_LEN)),
	    (__raw_readl(i2c->pdmabase+OFFSET_S32_EN)),
	    (__raw_readl(i2c->pdmabase+OFFSET_EN)));
	*/
	/*6589 side and PMIC side clock*/
	//I2CERR("Clock %s\n",(((DRV_Reg32(0xF0003018)>>26) | (DRV_Reg32(0xF000301c)&0x1 << 6)) & (1 << i2c->id))?"disable":"enable");
	//if(i2c->id >=4)
	//  I2CERR("Clock PMIC %s\n",((I2C_PMIC_RD(0x011A) & 0x7) & (1 << (i2c->id - 4)))?"disable":"enable");
	//1<<(i2c->id-4): 0x011A bit[0~2]:i2c0~2,i2c->id:i2c 4~6
	return;
}
static S32 _i2c_deal_result(mt_i2c *i2c)
{
#ifdef I2C_DRIVER_IN_KERNEL
	long tmo = i2c->adap.timeout;
#else
	long tmo = 1;
#endif
	U16 data_size = 0;
	U8 *ptr = i2c->msg_buf;
	BOOL TRANSFER_ERROR=FALSE;
	S32 ret = i2c->msg_len;
	long tmo_poll = 0xffff;
	//I2CFUC();
	//addr_reg = i2c->read_flag ? ((i2c->addr << 1) | 0x1) : ((i2c->addr << 1) & ~0x1);

	if (i2c->poll_en) {
		/*master read && poll mode*/
		for (;;) {
			/*check the interrupt status register*/
			i2c->irq_stat = i2c_readl(i2c, OFFSET_INTR_STAT);
			//I2CLOG("irq_stat = 0x%x\n", i2c->irq_stat);
			if (i2c->irq_stat & (I2C_HS_NACKERR | I2C_ACKERR )) {
				//transfer error
				//atomic_set(&i2c->trans_stop, 1);
				//spin_lock(&i2c->lock);
				/*Clear interrupt status,write 1 clear*/
				//i2c_writel(i2c, OFFSET_INTR_STAT, (I2C_HS_NACKERR | I2C_ACKERR ));
				TRANSFER_ERROR=TRUE;
				tmo = 1;
				//spin_unlock(&i2c->lock);
				break;
			} else if (i2c->irq_stat &  I2C_TRANSAC_COMP) {
				//transfer complete
				tmo = 1;
				break;
			}
			tmo_poll --;
			if (tmo_poll == 0) {
				tmo = 0;
				break;
			}
		}
	} else { /*Interrupt mode,wait for interrupt wake up*/
		//tmo = wait_event_timeout(i2c->wait,atomic_read(&i2c->trans_stop), tmo);
	}

	/*Save status register status to i2c struct*/
#ifdef I2C_DRIVER_IN_KERNEL
	if (i2c->irq_stat & I2C_TRANSAC_COMP) {
		atomic_set(&i2c->trans_err, 0);
		atomic_set(&i2c->trans_comp, 1);
	}
	atomic_set(&i2c->trans_err, i2c->irq_stat & (I2C_HS_NACKERR | I2C_ACKERR));
#endif
	//I2CLOG("tmo = 0x%x\n", tmo);
	/*Check the transfer status*/
	if (!(tmo == 0 )&& TRANSFER_ERROR==FALSE ) {
		/*Transfer success ,we need to get data from fifo*/
		if ((!i2c->dma_en) && (i2c->op == I2C_MASTER_RD || i2c->op == I2C_MASTER_WRRD) ) {
			/*only read mode or write_read mode and fifo mode need to get data*/
			data_size = (i2c_readl(i2c, OFFSET_FIFO_STAT) >> 4) & 0x000F;
			//I2CLOG("data_size=%d\n",data_size);
			while (data_size--) {
				*ptr = i2c_readl(i2c, OFFSET_DATA_PORT);
#ifdef I2C_EARLY_PORTING
				I2CLOG("addr %x read byte = 0x%x\n", i2c->addr, *ptr);
#endif
				ptr++;
			}
		}
	} else {
		/*Timeout or ACKERR*/
		if ( tmo == 0 ) {
			I2CERR("id=%d,addr: %x, transfer timeout\n",i2c->id, i2c->addr);
			ret = -ETIMEDOUT_I2C;
		} else {
			I2CERR("id=%d,addr: %x, transfer error\n",i2c->id,i2c->addr);
			ret = -EREMOTEIO_I2C;
		}
		if (i2c->irq_stat & I2C_HS_NACKERR)
			I2CERR("I2C_HS_NACKERR\n");
		if (i2c->irq_stat & I2C_ACKERR)
			I2CERR("I2C_ACKERR\n");
		if (i2c->filter_msg==FALSE) { //TEST
			_i2c_dump_info(i2c);
		}

		//spin_lock(&i2c->lock);
		/*Reset i2c port*/
		i2c_writel(i2c, OFFSET_SOFTRESET, 0x0001);
		/*Set slave address*/
		i2c_writel( i2c, OFFSET_SLAVE_ADDR, 0x0000 );
		/*Clear interrupt status*/
		i2c_writel(i2c, OFFSET_INTR_STAT, (I2C_HS_NACKERR|I2C_ACKERR|I2C_TRANSAC_COMP));
		/*Clear fifo address*/
		i2c_writel(i2c, OFFSET_FIFO_ADDR_CLR, 0x0001);

		//spin_unlock(&i2c->lock);
	}
	return ret;
}


void _i2c_write_reg(mt_i2c *i2c)
{
	U8 *ptr = i2c->msg_buf;
	U32 data_size=i2c->trans_data.data_size;
	U32 addr_reg=0;
	//I2CFUC();

	i2c_writel(i2c, OFFSET_CONTROL, i2c->control_reg);

	/*set start condition */
	if (i2c->speed <= 100) {
		i2c_writel(i2c,OFFSET_EXT_CONF, 0x8001);
	}
	//set timing reg
	i2c_writel(i2c, OFFSET_TIMING, i2c->timing_reg);
#ifndef NO_I2C_LTIMING
	i2c_writel(i2c, OFFSET_LTIMING, i2c->ltiming_reg);
#endif
	i2c_writel(i2c, OFFSET_HS, i2c->high_speed_reg);
	i2c_writel(i2c, OFFSET_CLOCK_DIV, (I2C_CLK_DIV - 1));

	if (0 == i2c->delay_len)
		i2c->delay_len = 2;
	if (~i2c->control_reg & I2C_CONTROL_RS) { // bit is set to 1, i.e.,use repeated stop
		i2c_writel(i2c, OFFSET_DELAY_LEN, i2c->delay_len);
	}

	/*Set ioconfig*/
	if (i2c->pushpull) {
		i2c_writel(i2c, OFFSET_IO_CONFIG, 0x0000);
	} else {
		i2c_writel(i2c, OFFSET_IO_CONFIG, 0x0003);
	}

	/*Set slave address*/

	addr_reg = i2c->read_flag ? ((i2c->addr << 1) | 0x1) : ((i2c->addr << 1) & ~0x1);
	i2c_writel(i2c, OFFSET_SLAVE_ADDR, addr_reg);
	/*Clear interrupt status*/
	i2c_writel(i2c, OFFSET_INTR_STAT, (I2C_HS_NACKERR | I2C_ACKERR | I2C_TRANSAC_COMP));
	/*Clear fifo address*/
	i2c_writel(i2c, OFFSET_FIFO_ADDR_CLR, 0x0001);
	/*Setup the interrupt mask flag*/
	if (i2c->poll_en)
		i2c_writel(i2c, OFFSET_INTR_MASK, i2c_readl(i2c, OFFSET_INTR_MASK) & ~(I2C_HS_NACKERR | I2C_ACKERR | I2C_TRANSAC_COMP)); /*Disable interrupt*/
	else
		i2c_writel(i2c, OFFSET_INTR_MASK, i2c_readl(i2c, OFFSET_INTR_MASK) | (I2C_HS_NACKERR | I2C_ACKERR | I2C_TRANSAC_COMP)); /*Enable interrupt*/
	/*Set transfer len */
	if (i2c->id != 6) {
		i2c_writel(i2c, OFFSET_TRANSFER_LEN, i2c->trans_data.trans_len & 0xFFFF);
		i2c_writel(i2c, OFFSET_TRANSFER_LEN_AUX, i2c->trans_data.trans_auxlen & 0xFFFF);
	} else {
		i2c_writel(i2c, OFFSET_TRANSFER_LEN, (i2c->trans_data.trans_len & 0xFF) |
			((i2c->trans_data.trans_auxlen<<8) & 0x1F00));
	}
	/*Set transaction len*/
	i2c_writel(i2c, OFFSET_TRANSAC_LEN, i2c->trans_data.trans_num & 0xFF);

	/*Prepare buffer data to start transfer*/

	if (i2c->dma_en) {
		/* Reset I2C DMA status */
		mt_reg_sync_writel(0x0001, i2c->pdmabase + OFFSET_RST);
		if (I2C_MASTER_RD == i2c->op) {
			mt_reg_sync_writel(0x0000, i2c->pdmabase + OFFSET_INT_FLAG);
			mt_reg_sync_writel(0x0001, i2c->pdmabase + OFFSET_CON);
			mt_reg_sync_writel((U32)i2c->msg_buf, i2c->pdmabase + OFFSET_RX_MEM_ADDR);
			mt_reg_sync_writel(i2c->trans_data.data_size, i2c->pdmabase + OFFSET_RX_LEN);
		} else if (I2C_MASTER_WR == i2c->op) {
			mt_reg_sync_writel(0x0000, i2c->pdmabase + OFFSET_INT_FLAG);
			mt_reg_sync_writel(0x0000, i2c->pdmabase + OFFSET_CON);
			mt_reg_sync_writel((U32)i2c->msg_buf, i2c->pdmabase + OFFSET_TX_MEM_ADDR);
			mt_reg_sync_writel(i2c->trans_data.data_size, i2c->pdmabase + OFFSET_TX_LEN);
		} else {
			mt_reg_sync_writel(0x0000, i2c->pdmabase + OFFSET_INT_FLAG);
			mt_reg_sync_writel(0x0000, i2c->pdmabase + OFFSET_CON);
			mt_reg_sync_writel((U32)i2c->msg_buf, i2c->pdmabase + OFFSET_TX_MEM_ADDR);
			mt_reg_sync_writel((U32)i2c->msg_buf, i2c->pdmabase + OFFSET_RX_MEM_ADDR);
			mt_reg_sync_writel(i2c->trans_data.trans_len, i2c->pdmabase + OFFSET_TX_LEN);
			mt_reg_sync_writel(i2c->trans_data.trans_auxlen, i2c->pdmabase + OFFSET_RX_LEN);
		}
		I2C_MB();
		mt_reg_sync_writel(0x0001, i2c->pdmabase + OFFSET_EN);

		I2CINFO( I2C_T_DMA, "addr %.2x dma %.2X byte\n", i2c->addr, i2c->trans_data.data_size);
		I2CINFO( I2C_T_DMA, "DMA Register:INT_FLAG:0x%x,CON:0x%x,TX_MEM_ADDR:0x%x, \
                 RX_MEM_ADDR:0x%x,TX_LEN:0x%x,RX_LEN:0x%x,EN:0x%x\n",\
		         DRV_Reg32(i2c->pdmabase + OFFSET_INT_FLAG),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_CON),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_TX_MEM_ADDR),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_RX_MEM_ADDR),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_TX_LEN),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_RX_LEN),\
		         DRV_Reg32(i2c->pdmabase + OFFSET_EN));

	} else {
		/*Set fifo mode data*/
		if (I2C_MASTER_RD == i2c->op) {
			/*do not need set fifo data*/
		} else {
			/*both write && write_read mode*/
			while (data_size--) {
				i2c_writel(i2c, OFFSET_DATA_PORT, *ptr);
				//dev_info(i2c->dev, "addr %.2x write byte = 0x%.2X\n", addr, *ptr);
				ptr++;
			}
		}
	}
	/*Set trans_data*/
	i2c->trans_data.data_size = data_size;

}
S32 _i2c_get_transfer_len(mt_i2c *i2c)
{
	S32 ret = I2C_OK;
	u16 trans_num = 0;
	u16 data_size = 0;
	u16 trans_len = 0;
	u16 trans_auxlen = 0;
	//I2CFUC();
	/*Get Transfer len and transaux len*/
	if (FALSE == i2c->dma_en) {
		/*non-DMA mode*/
		if (I2C_MASTER_WRRD != i2c->op) {
			trans_len = (i2c->msg_len) & 0xFFFF;
			trans_num = (i2c->msg_len >> 16) & 0xFF;
			if (0 == trans_num)
				trans_num = 1;
			trans_auxlen = 0;
			data_size = trans_len*trans_num;

			if (!trans_len || !trans_num || trans_len*trans_num > I2C_FIFO_SIZE) {
				I2CERR(" non-WRRD transfer length is not right. trans_len=%x, tans_num=%x, trans_auxlen=%x\n", trans_len, trans_num, trans_auxlen);
				I2C_BUG_ON(!trans_len || !trans_num || trans_len*trans_num > I2C_FIFO_SIZE);
				ret = -EINVAL_I2C;
			}
		} else {
			trans_len = (i2c->msg_len) & 0xFFFF;
			trans_auxlen = (i2c->msg_len >> 16) & 0xFFFF;
			trans_num = 2;
			data_size = trans_len;
			if (!trans_len || !trans_auxlen || trans_len > I2C_FIFO_SIZE || trans_auxlen > I2C_FIFO_SIZE) {
				I2CERR(" WRRD transfer length is not right. trans_len=%x, tans_num=%x, trans_auxlen=%x\n", trans_len, trans_num, trans_auxlen);
				I2C_BUG_ON(!trans_len || !trans_auxlen || trans_len > I2C_FIFO_SIZE || trans_auxlen > I2C_FIFO_SIZE);
				ret = -EINVAL_I2C;
			}
		}
	} else {
		/*DMA mode*/
		if (I2C_MASTER_WRRD != i2c->op) {
			trans_len = (i2c->msg_len) & 0xFFFF;
			trans_num = (i2c->msg_len >> 16) & 0xFF;
			if (0 == trans_num)
				trans_num = 1;
			trans_auxlen = 0;
			data_size = trans_len*trans_num;

			if (!trans_len || !trans_num || trans_len > MAX_DMA_TRANS_SIZE || trans_num > MAX_DMA_TRANS_NUM) {
				I2CERR(" DMA non-WRRD transfer length is not right. trans_len=%x, tans_num=%x, trans_auxlen=%x\n", trans_len, trans_num, trans_auxlen);
				I2C_BUG_ON(!trans_len || !trans_num || trans_len > MAX_DMA_TRANS_SIZE || trans_num > MAX_DMA_TRANS_NUM);
				ret = -EINVAL_I2C;
			}
			I2CINFO(I2C_T_DMA, "DMA non-WRRD mode!trans_len=%x, tans_num=%x, trans_auxlen=%x\n",trans_len, trans_num, trans_auxlen);
		} else {
			trans_len = (i2c->msg_len) & 0xFFFF;
			trans_auxlen = (i2c->msg_len >> 16) & 0xFFFF;
			trans_num = 2;
			data_size = trans_len;
			if (!trans_len || !trans_auxlen || trans_len > MAX_DMA_TRANS_SIZE || trans_auxlen > MAX_DMA_TRANS_NUM) {
				I2CERR(" DMA WRRD transfer length is not right. trans_len=%x, tans_num=%x, trans_auxlen=%x\n", trans_len, trans_num, trans_auxlen);
				I2C_BUG_ON(!trans_len || !trans_auxlen || trans_len > MAX_DMA_TRANS_SIZE || trans_auxlen > MAX_DMA_TRANS_NUM);
				ret = -EINVAL_I2C;
			}
			I2CINFO(I2C_T_DMA, "DMA WRRD mode!trans_len=%x, tans_num=%x, trans_auxlen=%x\n",trans_len, trans_num, trans_auxlen);
		}
	}

	i2c->trans_data.trans_num = trans_num;
	i2c->trans_data.trans_len = trans_len;
	i2c->trans_data.data_size = data_size;
	i2c->trans_data.trans_auxlen = trans_auxlen;

	return ret;
}
S32 _i2c_transfer_interface(mt_i2c *i2c)
{
	S32 return_value=0;
	S32 ret=0;
	U8 *ptr = i2c->msg_buf;
	//I2CFUC();

	if (i2c->dma_en) {
		I2CINFO( I2C_T_DMA, "DMA Transfer mode!\n");
		if (i2c->pdmabase == 0) {
			I2CERR(" I2C%d doesnot support DMA mode!\n",i2c->id);
			I2C_BUG_ON(i2c->pdmabase == NULL);
			ret = -EINVAL_I2C;
			goto err;
		}
		if ((U32)ptr > DMA_ADDRESS_HIGH) {
			I2CERR(" DMA mode should use physical buffer address!\n");
			I2C_BUG_ON((U32)ptr > DMA_ADDRESS_HIGH);
			ret = -EINVAL_I2C;
			goto err;
		}
	}
#ifdef I2C_DRIVER_IN_KERNEL
	atomic_set(&i2c->trans_stop, 0);
	atomic_set(&i2c->trans_comp, 0);
	atomic_set(&i2c->trans_err, 0);
#endif
	i2c->irq_stat = 0;

	return_value=_i2c_get_transfer_len(i2c);
	if ( return_value < 0 ) {
		I2CERR("_i2c_get_transfer_len fail,return_value=%d\n",return_value);
		ret =-EINVAL_I2C;
		goto err;
	}
	//get clock
	i2c->clk = I2C_CLK_RATE;

	return_value=i2c_set_speed(i2c);
	if ( return_value < 0 ) {
		I2CERR("i2c_set_speed fail,return_value=%d\n",return_value);
		ret =-EINVAL_I2C;
		goto err;
	}
	/*Set Control Register*/
#ifdef CONFIG_MT_I2C_FPGA_ENABLE
	i2c->control_reg = I2C_CONTROL_ACKERR_DET_EN;
#else
	i2c->control_reg = I2C_CONTROL_ACKERR_DET_EN | I2C_CONTROL_CLK_EXT_EN;
#endif
	if (i2c->dma_en) {
		i2c->control_reg |= I2C_CONTROL_DMA_EN;
	}
	if (I2C_MASTER_WRRD == i2c->op)
		i2c->control_reg |= I2C_CONTROL_DIR_CHANGE;

	if (HS_MODE == i2c->mode || (i2c->trans_data.trans_num > 1 && I2C_TRANS_REPEATED_START == i2c->st_rs)) {
		i2c->control_reg |= I2C_CONTROL_RS;
	}

	//spin_lock(&i2c->lock);
	_i2c_write_reg(i2c);

	/*All register must be prepared before setting the start bit [SMP]*/
	I2C_MB();
#ifdef I2C_DRIVER_IN_KERNEL
	/*This is only for 3D CAMERA*/
	if (i2c->i2c_3dcamera_flag) {
		//spin_unlock(&i2c->lock);
		if (g_i2c[0] == NULL)
			g_i2c[0] = i2c;
		else
			g_i2c[1] = i2c;

		goto end;
	}
#endif
	I2CINFO( I2C_T_TRANSFERFLOW, "Before start .....\n");
	/*Start the transfer*/
	i2c_writel(i2c, OFFSET_START, 0x0001);
	//spin_unlock(&i2c->lock);
	ret = _i2c_deal_result(i2c);
	I2CINFO(I2C_T_TRANSFERFLOW, "After i2c transfer .....\n");
err:

	return ret;
}
S32 _i2c_check_para(mt_i2c *i2c)
{
	S32 ret=0;
	//I2CFUC();
	if (i2c->addr == 0) {
		I2CERR(" addr is invalid.\n");
		I2C_BUG_ON(i2c->addr == NULL);
		ret = -EINVAL_I2C;
		goto err;
	}

	if (i2c->msg_buf == NULL) {
		I2CERR(" data buffer is NULL.\n");
		I2C_BUG_ON(i2c->msg_buf == NULL);
		ret = -EINVAL_I2C;
		goto err;
	}
err:
	return ret;

}
/*
 * off-chip <-> on-chip
 * i2c0     <-> i2c0
 * i2c1     <-> i2c1
 * i2c2     <-> i2c2
 * i2c-appm <-> i2c3 (APPM)
 * i2c3     <-> i2c4 (remap)
 * i2c4     <-> i2c5 (remap)
 * i2c6     <-> i2c6
 */
void _config_mt_i2c(mt_i2c *i2c)
{
	//I2CFUC();
	switch (i2c->id) {
		case I2C0:
			i2c->base = I2C0_BASE;
			i2c->pdmabase = I2C0_APDMA_BASE;
			break;
		case I2C1:
			i2c->base = I2C1_BASE;
			i2c->pdmabase = I2C1_APDMA_BASE;
			break;
		case I2C2:
			i2c->base = I2C2_BASE;
			i2c->pdmabase = I2C2_APDMA_BASE;
			break;
		case I2C5: /*APPM*/
			i2c->base = I2C3_BASE;
			i2c->pdmabase = I2C3_APDMA_BASE;
			break;
		case I2C3: /*remap*/
			i2c->base = I2C4_BASE;
			i2c->pdmabase = I2C4_APDMA_BASE;
			break;
		case I2C4: /*remap*/
			i2c->base = I2C5_BASE;
			i2c->pdmabase = I2C5_APDMA_BASE;
			break;
		case I2C6:
			i2c->base = I2C6_BASE;
			i2c->pdmabase = I2C6_APDMA_BASE;
			break;
		case I2C7:
			i2c->base = I2C7_BASE;
			i2c->pdmabase = I2C7_APDMA_BASE;
			break;
		case I2C8:
			i2c->base = I2C8_BASE;
			i2c->pdmabase = I2C8_APDMA_BASE;
			break;
		case I2C9:
			i2c->base = I2C9_BASE;
			i2c->pdmabase = I2C9_APDMA_BASE;
			break;
		default:
			I2CERR("invalid para: i2c->id=%d\n",i2c->id);
			break;
	}
	if (i2c->st_rs == I2C_TRANS_REPEATED_START)
		i2c->st_rs = I2C_TRANS_REPEATED_START;
	else
		i2c->st_rs = I2C_TRANS_STOP;
#if 0
	if (i2c->dma_en == TRUE)
		i2c->dma_en = TRUE;
	else
		i2c->dma_en = FALSE;
#else
	i2c->dma_en = FALSE;
#endif
	i2c->poll_en = TRUE;

	if (i2c->filter_msg == TRUE)
		i2c->filter_msg = TRUE;
	else
		i2c->filter_msg = FALSE;

	///*Set device speed,set it before set_control register
	if (0 == i2c->speed) {
		i2c->mode  = ST_MODE;
		i2c->speed = MAX_ST_MODE_SPEED;
	} else {
		if (i2c->mode  == HS_MODE)
			i2c->mode  = HS_MODE;
		else
			i2c->mode  = FS_MODE;
	}

	/*Set ioconfig*/
	if (i2c->pushpull==TRUE)
		i2c->pushpull=TRUE;
	else
		i2c->pushpull=FALSE;

}

/*-----------------------------------------------------------------------
 * new read interface: Read bytes
 *   mt_i2c:    I2C chip config, see mt_i2c_t.
 *   buffer:  Where to read/write the data.
 *   len:     How many bytes to read/write
 *   Returns: ERROR_CODE
 */
S32 i2c_read(mt_i2c *i2c,U8 *buffer, U32 len)
{
	S32 ret = I2C_OK;
#ifdef I2C_EARLY_PORTING
	I2CFUC();
#endif
	//read
	i2c->read_flag|= I2C_M_RD;
	i2c->op = I2C_MASTER_RD;
	i2c->msg_buf = buffer;
	i2c->msg_len = len;
	ret=_i2c_check_para(i2c);
	if (ret< 0) {
		I2CERR(" _i2c_check_para fail\n");
		goto err;
	}

	_config_mt_i2c(i2c);
	//get the addr
	ret=_i2c_transfer_interface(i2c);

	if ((int)i2c->msg_len != ret) {
		I2CERR("read %d bytes fails,ret=%d.\n",i2c->msg_len,ret);
		ret = -1;
		return ret;
	} else {
		ret = I2C_OK;
		//I2CLOG("read %d bytes pass,ret=%d.\n",i2c->msg_len,ret);
	}
err:
	return ret;
}

/*-----------------------------------------------------------------------
 * New write interface: Write bytes
 *   i2c:    I2C chip config, see mt_i2c_t.
 *   buffer:  Where to read/write the data.
 *   len:     How many bytes to read/write
 *   Returns: ERROR_CODE
 */
S32 i2c_write(mt_i2c *i2c,U8  *buffer, U32 len)
{
	S32 ret = I2C_OK;
#ifdef I2C_EARLY_PORTING
	I2CFUC();
#endif
	//write
	i2c->read_flag = !I2C_M_RD;
	i2c->op = I2C_MASTER_WR;
	i2c->msg_buf = buffer;
	i2c->msg_len = len;
	ret=_i2c_check_para(i2c);
	if (ret< 0) {
		I2CERR(" _i2c_check_para fail\n");
		goto err;
	}

	_config_mt_i2c(i2c);
	//get the addr
	ret=_i2c_transfer_interface(i2c);

	if ((int)i2c->msg_len != ret) {
		I2CERR("Write %d bytes fails,ret=%d.\n",i2c->msg_len,ret);
		ret = -1;
		return ret;
	} else {
		ret = I2C_OK;
		//I2CLOG("Write %d bytes pass,ret=%d.\n",i2c->msg_len,ret);
	}
err:
	return ret;
}

/*-----------------------------------------------------------------------
 * New write then read back interface: Write bytes then read bytes
 *   i2c:    I2C chip config, see mt_i2c_t.
 *   buffer:  Where to read/write the data.
 *   write_len:     How many bytes to write
 *   read_len:     How many bytes to read
 *   Returns: ERROR_CODE
 */
S32 i2c_write_read(mt_i2c *i2c,U8 *buffer, U32 write_len, U32 read_len)
{
	S32 ret = I2C_OK;
	//I2CFUC();
	//write and read
	i2c->op = I2C_MASTER_WRRD;
	i2c->read_flag=!I2C_M_RD;
	i2c->msg_buf = buffer;
	i2c->msg_len = ((read_len & 0xFFFF) << 16) | (write_len & 0xFFFF);
	ret=_i2c_check_para(i2c);
	if (ret< 0) {
		I2CERR(" _i2c_check_para fail\n");
		goto err;
	}

	_config_mt_i2c(i2c);
	//get the addr
	ret=_i2c_transfer_interface(i2c);

	if ((int)i2c->msg_len != ret) {
		I2CERR("write_read 0x%x bytes fails,ret=%d.\n",i2c->msg_len,ret);
		ret = -1;
		return ret;
	} else {
		ret = I2C_OK;
		//I2CLOG("write_read 0x%x bytes pass,ret=%d.\n",i2c->msg_len,ret);
	}
err:
	return ret;
}

int i2c_hw_init(void)
{
#ifdef I2C_EARLY_PORTING
	mt_i2c_test();
#endif
	return 0;
}

/* Test I2C */
#ifdef I2C_EARLY_PORTING
U32 mt_i2c_test_device(int id, int addr, int offset, int value)
{
	U32 ret = 0;
	U32 len = 0;
	U8 write_byte[2], read_byte[2];
	U32 delay_count = 0xff;
	struct mt_i2c_t i2c;
	//int i = 0;

	I2CLOG("i2c %d test start++++++++++++++++++++\n", id);


	i2c.id = id;
	i2c.addr = addr;
	i2c.mode = FS_MODE;
	i2c.speed = 200;
	/* i2c.mode = FS_MODE;
	i2c.speed = 200;*/
	/* ================================================== */

	I2CLOG("\ntest i2c write\n\n");
	write_byte[0] = offset;
	write_byte[1] = value;
	len = 2;
	ret = i2c_write(&i2c, write_byte, len);
	if (I2C_OK != ret) {
		I2CERR("Write 2 bytes fails(%lx).\n", ret);
		ret = -1;
		return ret;
	} else {
		I2CLOG("Write 2 bytes pass,these bytes are %x, %x.\n", write_byte[0],
		       write_byte[1]);
	}

	/* mdelay(1000); */

	for (delay_count = 0xff; delay_count > 0; delay_count--) ;
	/* ================================================== */
	I2CLOG("\ntest i2c read\n\n");
	//1st:write addree 00,1byte(0x0A)
	//write_byte[0] = 0x0e;
	write_byte[0] = offset;

	len = 1;
	ret = i2c_write(&i2c, write_byte, len);
	if (I2C_OK != ret) {
		I2CERR("Write 1 bytes fails(%lx).\n", ret);
		ret = -1;
		return ret;
		//continue;
	} else {
		I2CLOG("Write 1 bytes pass,these bytes are %x.\n", write_byte[0]);
	}
	/* mdelay(1000); */
	for (delay_count = 0xff; delay_count > 0; delay_count--) ;
	/* 2rd:read back 1byte(0x0A) */
	read_byte[0] = 0x55;
	len = 1;
	ret = i2c_read(&i2c, read_byte, len);
	if ((I2C_OK != ret) || read_byte[0] != value) {
		I2CERR("read 1 bytes fails(%lx).\n", ret);
		I2CLOG("read 1 bytes ,read_byte=%x\n", read_byte[0]);
		ret = -1;
		return ret;
		//continue;
	} else {
		I2CLOG("read 1 bytes pass,read_byte=%x\n", read_byte[0]);
	}

	/* mdelay(1000); */

	for (delay_count = 0xff; delay_count > 0; delay_count--) ;
	/* ================================================== */
	I2CLOG("\ntest i2c write_read\n\n");
	read_byte[0] = offset;
	/* write_byte[1] = 0x34; */
	len = (1 & 0xFF) << 8 | (1 & 0xFF);
	ret = i2c_write_read(&i2c, read_byte, 1, 1);
	if (I2C_OK != ret || read_byte[0] != value) {
		I2CERR("write_read 1 byte fails(ret=%lx).\n", ret);
		I2CLOG("write_read 1 byte fails, read_byte=%x\n", read_byte[0]);
		ret = -1;
		return ret;
	} else {
		I2CLOG("Write_Read 1 byte pass ,this byte is %x.\n", read_byte[0]);
		ret = 0;
	}

	I2CLOG("i2c %d test done-------------------\n", id);
	return ret;
}

int mt_i2c_test(void)
{
	int ret;
	int i = 0;

	for (i = 0; i < 1; i++) {
		//ret = mt_i2c_test_eeprom(i);
		ret = mt_i2c_test_device(i, 0x0c, 0x31, 0x03);
		if (0 == ret) {
			I2CLOG("I2C%d,EEPROM test PASS!!\n", i);
		} else {
			I2CLOG("I2C%d,EEPROM test FAIL!!(%d)\n", i, ret);
		}
	}
	return 0;
}
#endif