mt_scp.c 20 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <stdlib.h> /* for atoi() */
  32. #include <stdint.h>
  33. #include <string.h>
  34. #include <debug.h>
  35. #include <platform/mt_gpt.h> // for get_timer()
  36. #include <arch/ops.h> // for arch_sync_cache_range()
  37. #include <platform/boot_mode.h>
  38. #include <platform/verified_boot.h>
  39. #include <verified_boot_common.h>
  40. #include <platform/sec_policy.h>
  41. #include <part_interface.h>
  42. #include <env.h>
  43. #ifdef DEVICE_TREE_SUPPORT
  44. #include <libfdt.h>
  45. #include <fdt_op.h>
  46. #endif
  47. #include <assert.h>
  48. #include <platform/mt_scp.h>
  49. #include <fdt_op.h>
  50. #if ENABLE_SCP_EMI_PROTECTION
  51. #include <mt_emi_mpu.h>
  52. #endif
  53. #include <platform/errno.h>
  54. #ifdef MTK_AB_OTA_UPDATER
  55. #include "bootctrl.h"
  56. #endif
  57. #define SCP_SRAM_LOCK_REG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x0010))
  58. #define SCP_SRAM_LOCK_UNIT 12
  59. #define SCP_SRAM_LOCK_SHIFT 8
  60. #define SCP_JTAG_REG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x00A0))
  61. #define SCP_JTAG_EN 0x0000003C
  62. #define SCP_SRAM_EN_LOCK_REG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x00DC))
  63. #define SCP_SRAM_EN_REG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x00E0))
  64. #define SCP_SRAM_EN_BIT (1 << 20)
  65. #define SCP_SRAM_PWR_REG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x402C))
  66. #define SCP_SET_CLK_CG (*(volatile unsigned int *)(SCP_CFG_BASE + 0x4030))
  67. #define SCP_EFUSE_DIS_INDEX 88
  68. #define SCP_ROM_SIZE 88
  69. extern void dsb(void);
  70. extern unsigned int get_devinfo_with_index(unsigned int index);
  71. extern u64 physical_memory_size(void);
  72. extern int mboot_common_load_part(char *part_name, char *img_name, unsigned long addr);
  73. extern void mtk_wdt_restart(void);
  74. unsigned int get_scp_status(void);
  75. static int verify_load_scp_image(char *part_name, void *addr);
  76. int platform_scp_set_sram_region(int scp_A_sram_size);
  77. #ifdef MT_DO_SUPPORT
  78. static int load_do(char *part_name, void *do_addr);
  79. static void save_do_addr(void *do_addr_A, void *do_addr_B);
  80. #endif
  81. #if defined(DEVICE_TREE_SUPPORT)
  82. unsigned int get_scp_status(void);
  83. unsigned int set_scp_status(unsigned int en);
  84. int platform_fdt_scp_get_sram_size(void);
  85. int platform_fdt_scp(void *fdt);
  86. #else
  87. unsigned int get_scp_status(void) { return 0; } /* return 0, if scp disable */
  88. unsigned int set_scp_status(unsigned int en) { return 1; } /* return 1, if fail */
  89. int platform_fdt_scp_get_sram_size(void) { return -1; } /* return -1, if fail */
  90. int platform_fdt_scp(void *fdt) { return 0; } /* return 0, if success */
  91. #endif
  92. extern BOOT_ARGUMENT *g_boot_arg;
  93. #if defined(DEVICE_TREE_SUPPORT)
  94. /*dts header*/
  95. #endif
  96. static int load_scp_status = 0;
  97. static void *dram_addr;
  98. static char *scp_part_name[] = {"scp1", "scp2"};
  99. static int load_scp_image(char *part_name, char *img_name, void *addr)
  100. {
  101. uint32_t sec_ret;
  102. uint32_t scp_vfy_time;
  103. int ret;
  104. #ifdef MTK_SECURITY_SW_SUPPORT
  105. unsigned int policy_entry_idx = 0;
  106. unsigned int img_auth_required = 0;
  107. policy_entry_idx = get_policy_entry_idx(part_name);
  108. img_auth_required = get_vfy_policy(policy_entry_idx);
  109. /* verify cert chain of boot img */
  110. if (img_auth_required) {
  111. scp_vfy_time = get_timer(0);
  112. sec_ret = sec_img_auth_init(part_name, img_name, 0);
  113. if (sec_ret)
  114. return -1;
  115. dprintf(CRITICAL, "[SBC] image %s cert vfy pass(%d ms)\n", img_name, (unsigned int)get_timer(scp_vfy_time));
  116. #ifdef MTK_SECURITY_ANTI_ROLLBACK
  117. sec_ret = sec_rollback_check(1);
  118. if (sec_ret) {
  119. dprintf(CRITICAL, "%s ver check fail...(0x%x)\n", img_name, sec_ret);
  120. return -1;
  121. }
  122. #endif
  123. }
  124. #endif
  125. ret = mboot_common_load_part(part_name, img_name, (unsigned long)addr);
  126. dprintf(INFO, "%s(): load %s ret=%d\n", __func__, img_name, ret);
  127. if (ret <= 0)
  128. return -1;
  129. #ifdef MTK_SECURITY_SW_SUPPORT
  130. if (img_auth_required) {
  131. scp_vfy_time = get_timer(0);
  132. sec_ret = sec_img_auth(addr, ret);
  133. if (sec_ret)
  134. return -1;
  135. dprintf(CRITICAL, "[SBC] %s vfy pass(%d ms)\n", img_name, (unsigned int)get_timer(scp_vfy_time));
  136. }
  137. #endif
  138. return ret;
  139. }
  140. static char *scp_partition_name(void)
  141. {
  142. int array_size = (int)(sizeof(scp_part_name) / sizeof(scp_part_name[0]));
  143. int i;
  144. for (i = 0; i < array_size; i++) {
  145. /*
  146. * >0: partition active
  147. * 0: partition inactive
  148. * -1: partition doesn't exist
  149. */
  150. if (partition_get_active_bit_by_name(scp_part_name[i]) > 0)
  151. return scp_part_name[i];
  152. }
  153. dprintf(CRITICAL, "no scp partition with active bit marked, load %s\n", scp_part_name[0]);
  154. return scp_part_name[0];
  155. }
  156. int load_scp(void)
  157. {
  158. int ret;
  159. int scp_A_sram_size = 0;
  160. #ifdef MTK_AB_OTA_UPDATER
  161. #define SCP_PARTITION_NAME_SIZE 10
  162. char part_name[SCP_PARTITION_NAME_SIZE];
  163. #else
  164. char *part_name;
  165. #endif
  166. /* check if scp is turned off manually*/
  167. if (get_scp_status() == 0) {
  168. dprintf(CRITICAL, "[SCP] get_scp_status disabled\n");
  169. goto error;
  170. }
  171. dram_addr = (void *)(unsigned int)mblock_reserve_ext(&g_boot_arg->mblock_info,
  172. SCP_DRAM_SIZE, SCP_DRAM_ALIGN, DRAM_ADDR_MAX, 0, "SCP-reserved");
  173. dprintf(INFO, "[SCP] %s: dram_addr=%p\n", __func__, dram_addr);
  174. if (dram_addr == ((void *) 0)) {
  175. dprintf(CRITICAL, "[SCP] mblock_reserve fail\n");
  176. goto error;
  177. }
  178. #ifdef MTK_AB_OTA_UPDATER
  179. /* Compose the partition name for A/B systems. */
  180. strcpy (part_name,"scp");
  181. char *p_AB_suffix;
  182. int part_name_len = strlen(part_name);
  183. p_AB_suffix = get_suffix();
  184. if (p_AB_suffix) {
  185. strncpy((void*)&part_name[part_name_len], (void*)p_AB_suffix,
  186. sizeof(part_name) - part_name_len);
  187. }
  188. part_name[sizeof(part_name) - 1] = '\0';
  189. #else
  190. part_name = scp_partition_name();
  191. #endif /* MTK_AB_OTA_UPDATER*/
  192. if (!part_name) {
  193. dprintf(CRITICAL, "[SCP]get partition failed\n");
  194. goto error;
  195. }
  196. scp_A_sram_size = platform_fdt_scp_get_sram_size();
  197. dprintf(INFO, "[SCP] part_name=%s, scp_A_sram_size=%d\n",
  198. part_name, scp_A_sram_size);
  199. if (scp_A_sram_size < 0) {
  200. goto error;
  201. }
  202. ret = verify_load_scp_image(part_name, dram_addr);
  203. if (ret < 0) {
  204. goto error;
  205. }
  206. #ifdef MT_DO_SUPPORT
  207. int fw_size; // FIXME: fw_size is not initialized!!!
  208. /* load DO bin from partition to the end of scp images */
  209. ret = load_do(part_name, dram_addr + (size_t)fw_size);
  210. if (ret < 0) {
  211. dprintf(CRITICAL, "[DO] load DO failed\n");
  212. goto error;
  213. } else {
  214. dprintf(CRITICAL, "[DO] load DO done, A + B size = %d\n", ret);
  215. }
  216. /* verify DO img size*/
  217. if ((ret + fw_size) > SCP_DRAM_SIZE) {
  218. dprintf(CRITICAL, "[DO] image + DO size > reserved, size = %d\n", ret + fw_size);
  219. goto error;
  220. }
  221. #endif
  222. /*clean dcache & icache before set up EMI MPU*/
  223. arch_sync_cache_range((addr_t)dram_addr, SCP_DRAM_SIZE);
  224. /*
  225. * setup EMI MPU
  226. * domain 0: AP
  227. * domain 3: SCP
  228. */
  229. #if ENABLE_SCP_EMI_PROTECTION
  230. struct emi_region_info_t region_info;
  231. region_info.start = (unsigned long long)(unsigned int)dram_addr;
  232. region_info.end = (unsigned long long)(unsigned int)(dram_addr + SCP_DRAM_SIZE - 1);
  233. region_info.region = SCP_EMI_REGION;
  234. SET_ACCESS_PERMISSION(region_info.apc, UNLOCK,
  235. FORBIDDEN, FORBIDDEN, FORBIDDEN, FORBIDDEN,
  236. FORBIDDEN, FORBIDDEN, FORBIDDEN, FORBIDDEN,
  237. FORBIDDEN, FORBIDDEN, FORBIDDEN, FORBIDDEN,
  238. NO_PROTECTION, FORBIDDEN, FORBIDDEN, NO_PROTECTION);
  239. emi_mpu_set_protection(&region_info);
  240. #endif
  241. dprintf(INFO, "%s(): done\n", __func__);
  242. load_scp_status = 1;
  243. return 0;
  244. error:
  245. /*
  246. * @ret = 0, malloc() error
  247. * @ret < 0, error code from load_scp_image()
  248. */
  249. load_scp_status = -1;
  250. return -1;
  251. }
  252. #ifdef MT_DO_SUPPORT
  253. #define NEXT_DO_OFFSET 8 /* to prevent scp A parsing the DOs of scp B */
  254. /*
  255. * Load Dynamic Object from partition to DRAM
  256. * @ret: > 0 : load success, return size of total loaded DO
  257. * = 0 : no DO image in partition or DO DRAM addr invalid
  258. */
  259. static int load_do(char *part_name, void *do_addr)
  260. {
  261. int ret, total_loaded = 0;
  262. void *tmp;
  263. void *addr_A = 0;
  264. void *addr_B = 0;
  265. dprintf(CRITICAL, "[DO] try to load scp A DO to 0x%p\n", do_addr);
  266. ret = mboot_common_load_part(part_name, DO_NAME_SCP_A, (unsigned long)do_addr);
  267. if (ret >= 0) {
  268. addr_A = do_addr;
  269. total_loaded += ret;
  270. } else if (ret == -EINVAL) {
  271. dprintf(CRITICAL, "[DO] mboot_common_load_part: cannot find scp A DO\n");
  272. } else {
  273. dprintf(CRITICAL, "[DO] mboot_common_load_part: load scp A error: %d\n", ret);
  274. }
  275. tmp = do_addr + (size_t)total_loaded + NEXT_DO_OFFSET;
  276. dprintf(CRITICAL, "[DO] try to load scp B DO to 0x%p\n", tmp);
  277. ret = mboot_common_load_part(part_name, DO_NAME_SCP_B, (unsigned long)tmp);
  278. if (ret >= 0) {
  279. addr_B = tmp;
  280. total_loaded += ret;
  281. } else if (ret == -EINVAL) {
  282. dprintf(CRITICAL, "[DO] mboot_common_load_part: cannot find scp B DO\n");
  283. } else {
  284. dprintf(CRITICAL, "[DO] mboot_common_load_part: load scp B error: %d\n", ret);
  285. }
  286. /* save DO head addresses to device tree */
  287. /* NOTE: address will be 0 if the DO bin does not exist */
  288. save_do_addr(addr_A, addr_B);
  289. return total_loaded;
  290. }
  291. #endif
  292. #if defined(DEVICE_TREE_SUPPORT)
  293. int platform_fdt_scp(void *fdt)
  294. {
  295. int nodeoffset;
  296. char *ret;
  297. nodeoffset = fdt_node_offset_by_compatible(fdt, -1, "mediatek,scp");
  298. if (nodeoffset < 0) {
  299. dprintf(CRITICAL, "[SCP] %s: getting node from dtb fails\n", __func__);
  300. return 1; /* return 1, if fail */
  301. }
  302. if (load_scp_status <= 0)
  303. ret = "disabled";
  304. else
  305. ret = "okay";
  306. if (fdt_setprop(fdt, nodeoffset, "status", ret, strlen(ret)) < 0) {
  307. dprintf(CRITICAL, "[SCP] %s: set status fails\n", __func__);
  308. return 1; /* return 1, if fail */
  309. }
  310. dprintf(CRITICAL, "[SCP] set core status=%s\n", ret);
  311. return 0; /* return 0, if success */
  312. }
  313. /* Load SCP sram size from dts */
  314. int platform_fdt_scp_get_sram_size(void)
  315. {
  316. int nodeoffset;
  317. unsigned int *data = NULL;
  318. int len = 0;
  319. dprintf(INFO, "%s()\n", __func__);
  320. nodeoffset = fdt_node_offset_by_compatible(get_kernel_fdt(), -1, "mediatek,scp");
  321. if (nodeoffset < 0) {
  322. dprintf(CRITICAL, "[SCP] mediatek,scp not found!\n");
  323. return -1; /* return -1, if fail */
  324. }
  325. data = (unsigned int *) fdt_getprop(get_kernel_fdt(), nodeoffset, "scp_sramSize", &len);
  326. if (data == NULL) {
  327. dprintf(CRITICAL, "[SCP] get scp_sramSize info fail\n");
  328. return -1; /* return -1, if fail */
  329. }
  330. dprintf(INFO, "scp sram_size=%d, len=%d\n",
  331. fdt32_to_cpu(*(unsigned int *)data), len);
  332. return fdt32_to_cpu(*(unsigned int *)data);
  333. }
  334. unsigned int get_scp_status(void)
  335. {
  336. int scp_status;
  337. int nodeoffset;
  338. char *data = NULL;
  339. int len = 0;
  340. nodeoffset = fdt_node_offset_by_compatible(get_kernel_fdt(), -1, "mediatek,scp");
  341. if (nodeoffset < 0) {
  342. dprintf(CRITICAL, "scp get node from dtb fail\n");
  343. return 0;
  344. }
  345. data = (char*)fdt_getprop(get_kernel_fdt(), nodeoffset, "status", &len);
  346. if (data == NULL) {
  347. dprintf(CRITICAL, "scp get status from dtb fail\n");
  348. return 0;
  349. }
  350. if (strncmp(data, "okay", len) == 0)
  351. scp_status = 1; /* 1 goes for "enabled" */
  352. else
  353. scp_status = 0; /* 0 goes for "disabled" */
  354. char *scp_env = get_env("scp");
  355. scp_status = (scp_env == NULL) ? scp_status : atoi(scp_env);
  356. dprintf(CRITICAL,"[SCP] current setting is %d.\n", scp_status);
  357. return scp_status;
  358. }
  359. unsigned int set_scp_status(unsigned int en)
  360. {
  361. char *SCP_STATUS[2] = {"0","1"};
  362. if (set_env("scp", SCP_STATUS[en]) == 0) {
  363. dprintf(CRITICAL,"[SCP]set SCP %s success. Plz reboot to make it applied.\n",SCP_STATUS[en]);
  364. return 0; /* return 0, if success*/
  365. } else {
  366. dprintf(CRITICAL,"[SCP]set SCP %s fail.\n",SCP_STATUS[en]);
  367. return 1; /* return 1, if fail */
  368. }
  369. }
  370. #endif
  371. #ifdef MT_DO_SUPPORT
  372. void save_do_addr(void *do_addr_A, void *do_addr_B)
  373. {
  374. int offset;
  375. u32 addr[2];
  376. dprintf(INFO, "%s()\n", __func__);
  377. offset = fdt_node_offset_by_compatible(get_kernel_fdt(), -1, "mediatek,scp");
  378. if (offset >= 0) {
  379. addr[0] = (u32)cpu_to_fdt32((u64)do_addr_A >> 32);
  380. addr[1] = (u32)cpu_to_fdt32(do_addr_A);
  381. fdt_setprop(get_kernel_fdt(), offset, "do_addr_A", addr, sizeof(u32)*2);
  382. addr[0] = (u32)cpu_to_fdt32((u64)do_addr_B >> 32);
  383. addr[1] = (u32)cpu_to_fdt32(do_addr_B);
  384. fdt_setprop(get_kernel_fdt(), offset, "do_addr_B", addr, sizeof(u32)*2);
  385. dprintf(CRITICAL, "[DO] save DO addrs to DT, A: 0x%x, B: 0x%x\n",
  386. (u32)do_addr_A, (u32)do_addr_B);
  387. } else {
  388. dprintf(CRITICAL, "[DO]ERR: DT mediatek,scp not found %s\n", offset);
  389. }
  390. }
  391. #endif
  392. /******************************************************************************
  393. ******************************************************************************/
  394. unsigned int get_scp_log_thru_ap_uart(void)
  395. {
  396. unsigned int enable = 0;
  397. char *env = get_env("scp_ap_uart");
  398. if (env == NULL) {
  399. dprintf(CRITICAL, "[SCP] Get SCP log thru AP UART: 0 (default)\n");
  400. } else {
  401. enable = atoi(env);
  402. dprintf(CRITICAL, "[SCP] Get SCP log thru AP UART: %d\n", enable);
  403. }
  404. return enable;
  405. }
  406. /******************************************************************************
  407. * Caller must make sure that the argument "en" is less than 2.
  408. ******************************************************************************/
  409. void set_scp_log_thru_ap_uart(unsigned int en)
  410. {
  411. char *en_array[2] = {"0", "1"};
  412. if (set_env("scp_ap_uart", en_array[en]) == 0) {
  413. dprintf(CRITICAL, "[SCP] Set SCP log thru AP UART: %s\n", en_array[en]);
  414. } else {
  415. dprintf(CRITICAL, "[SCP] Failed to set SCP log thru AP UART to %s!\n",
  416. en_array[en]);
  417. }
  418. }
  419. static int verify_load_scp_image(char *part_name, void *addr)
  420. {
  421. int scp_dram_use_size = 0;
  422. void *ld_ptr, *fw_ptr;
  423. uint32_t reg_temp;
  424. int ld_size, fw_size;
  425. int l1c_size;
  426. void *l1c_ptr, *l1c_backup_ptr = NULL;
  427. int scp_sram_size;
  428. struct scp_region_info_st *scp_region_info;
  429. // step 0: enable sram, enable 1 block per time
  430. for (reg_temp = 0xffffffff; reg_temp != 0;) {
  431. reg_temp = reg_temp >> 1;
  432. SCP_SRAM_PWR_REG = reg_temp;
  433. }
  434. /*
  435. * l1c sram, 64K / tail sram, +32k
  436. * L1_SRAM_PD / d_l1c_SRAM_PD / d_l1c_tag_SRAM_PD / p_l1c_SRAM_PD / p_l1c_tag_SRAM_PD
  437. */
  438. DRV_WriteReg32(CLK_CTRL_L1_SRAM_PD, 0);
  439. /* TCM_TAIL_SRAM_PD */
  440. DRV_WriteReg32(CLK_CTRL_TCM_TAIL_SRAM_PD, 0);
  441. // step 1: load/verify loader
  442. ld_ptr = addr;
  443. ld_size = load_scp_image(part_name, LOADER_NAME_SCP_A, ld_ptr);
  444. if (ld_size <= 0) {
  445. dprintf(CRITICAL, "[SCP] load_scp_image fail %s\n", LOADER_NAME_SCP_A);
  446. return -1;
  447. }
  448. // step 2: load/verify firmware
  449. fw_ptr = addr + SCP_FW_OFFSET;
  450. fw_size = load_scp_image(part_name, FIRMWARE_NAME_SCP_A, fw_ptr);
  451. if (fw_size <= 0) {
  452. dprintf(CRITICAL, "[SCP] load_scp_image fail %s\n", FIRMWARE_NAME_SCP_A);
  453. return -1;
  454. }
  455. // step 3: load/verify l1c code (optional)
  456. l1c_ptr = addr + SCP_L1C_OFFSET;
  457. l1c_size = load_scp_image(part_name, L1C_NAME_SCP_A, l1c_ptr);
  458. if (l1c_size > 0) {
  459. dprintf(INFO, "[SCP] load_scp_image %s %d bytes\n", L1C_NAME_SCP_A, l1c_size);
  460. // step 3.1 backup l1c code
  461. l1c_backup_ptr = addr + SCP_L1C_BACKUO_OFFSET;
  462. memcpy(l1c_backup_ptr, l1c_ptr, l1c_size);
  463. /* Disable scp bus wt buffer */
  464. DRV_WriteReg32(SCP_SYS_CTRL, DRV_Reg32(SCP_SYS_CTRL)|(0x1 << AHB_SLICE_POST_WT));
  465. #if CFG_SCP_ULTRA_SUPPORT
  466. DRV_WriteReg32(BUS_QOS, (0x2 << AXI_AWULTRA) | (0x2 << AXI_ARULTRA));
  467. #endif
  468. /* Read the l1c setting from image in dram */
  469. scp_region_info = (struct scp_region_info_st*)(ld_ptr + SCP_LOADER_SIZE);
  470. scp_l1c_init(scp_region_info->Il1c_con, scp_region_info->Dl1c_con);
  471. } else {
  472. DRV_WriteReg32(SCP_SYS_CTRL, DRV_Reg32(SCP_SYS_CTRL)|(0x3 << BYPASS_P_L1C));
  473. /* scp clk gates: l1c controller */
  474. DRV_WriteReg32(SCP_CLR_CLK_CG, (1 << L1C_I_CTRL_CG) | (1 << L1C_D_CTRL_CG));
  475. dprintf(INFO, "[SCP] no l1c support\n");
  476. }
  477. // SCP DRAM layout
  478. /***********************
  479. * SCP loader *
  480. ************************
  481. * SCP Firmware *
  482. ************************
  483. * SCP L1C *
  484. ************************
  485. * SCP DRAM backup *
  486. ************************/
  487. // step 6: copy loader to sram
  488. memcpy((void *) SCP_SRAM_BASE, ld_ptr, ld_size);
  489. // step 7: save firmware/cache info to sram
  490. scp_region_info = (struct scp_region_info_st*)(SCP_SRAM_BASE + SCP_LOADER_SIZE);
  491. scp_region_info->ap_loader_start = (uint32_t)ld_ptr;
  492. scp_region_info->ap_loader_size = (uint32_t)ld_size;
  493. scp_region_info->ap_firmware_start = (uint32_t)fw_ptr;
  494. #if defined(DEVICE_TREE_SUPPORT)
  495. scp_sram_size = platform_fdt_scp_get_sram_size();
  496. #else
  497. scp_sram_size = SCP_SRAM_SIZE;
  498. #endif
  499. dprintf(INFO, "[SCP]sram size=%u bytes\n", scp_sram_size);
  500. if ( fw_size > (scp_sram_size - SCP_FW_OFFSET) ) {
  501. scp_region_info->ap_firmware_size =
  502. (scp_sram_size - SCP_FW_OFFSET
  503. - L1C_SIZE(scp_region_info->Il1c_con)
  504. - L1C_SIZE(scp_region_info->Dl1c_con));
  505. dprintf(INFO, "[SCP](overlay)firmware size %d bytes\n", scp_region_info->ap_firmware_size);
  506. } else {
  507. scp_region_info->ap_firmware_size = (uint32_t)fw_size;
  508. }
  509. scp_region_info->ap_dram_start = (uint32_t)l1c_ptr;
  510. scp_region_info->ap_dram_size = (uint32_t)l1c_size;
  511. scp_region_info->ap_dram_backup_start = (uint32_t)l1c_backup_ptr;
  512. scp_region_info->Il1c_con = (uint32_t)L1C_SEL(L1C_IL1C)->L1C_CON;
  513. scp_region_info->Dl1c_con = (uint32_t)L1C_SEL(L1C_DL1C)->L1C_CON;
  514. dprintf(INFO, "scp_region_info->ap_loader_start 0x%x\n", scp_region_info->ap_loader_start);
  515. dprintf(INFO, "scp_region_info->ap_loader_size 0x%x\n", scp_region_info->ap_loader_size);
  516. dprintf(INFO, "scp_region_info->ap_firmware_start 0x%x\n", scp_region_info->ap_firmware_start);
  517. dprintf(INFO, "scp_region_info->ap_firmware_size 0x%x\n", scp_region_info->ap_firmware_size);
  518. dprintf(INFO, "scp_region_info->ap_dram_start 0x%x\n", scp_region_info->ap_dram_start);
  519. dprintf(INFO, "scp_region_info->ap_dram_size 0x%x\n", scp_region_info->ap_dram_size);
  520. dprintf(INFO, "scp_region_info->ap_dram_backup_start 0x%x\n", scp_region_info->ap_dram_backup_start);
  521. dprintf(INFO, "scp_region_info->Il1c_con 0x%x\n", scp_region_info->Il1c_con);
  522. dprintf(INFO, "scp_region_info->Dl1c_con 0x%x\n", scp_region_info->Dl1c_con);
  523. dsb();
  524. SCP_JTAG_REG |= SCP_JTAG_EN;
  525. dsb();
  526. return scp_dram_use_size;
  527. }
  528. void disable_scp_hw(void)
  529. {
  530. /* turn off SCP related module
  531. *PDEF_SCP_SRAM_PDN = #0xffffff
  532. *PDEF_SCP_CLK_SEL = #0x1
  533. *PDEF_SCP_CLK_EN = #0x0
  534. *PDEF_SCP_CFGREG_SW_RSTN = #0x0
  535. */
  536. DRV_WriteReg32(SCP_CFGREG_SW_RSTN, 0x0);
  537. DRV_WriteReg32(SCP_SRAM_PDN, 0xFFFFFFFF); /*turn off scp sram*/
  538. DRV_WriteReg32(SCP_CLK_SEL, 0x1); /*turn off scp clock*/
  539. DRV_WriteReg32(SCP_CLK_EN, 0x0);
  540. DRV_WriteReg32(CLK_CTRL_L1_SRAM_PD, 0xFFFFFFFF);
  541. DRV_WriteReg32(CLK_CTRL_TCM_TAIL_SRAM_PD, 0xFFFFFFFF);
  542. dprintf(CRITICAL, "DISABLE SCP\n");
  543. }