mtk_smi.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <debug.h>
  32. #include "platform/mt_typedefs.h"
  33. #include "platform/mtk_smi.h"
  34. #include "platform/spm.h"
  35. #define SMI_DEBUG_LEVEL 1
  36. #define SMIDBG(level, fmt, args...) \
  37. do { \
  38. if ((level) > SMI_DEBUG_LEVEL) \
  39. dprintf(INFO, "[SMI]"fmt, ##args); \
  40. } while (0)
  41. #define SMI_MMSYS_ADDR 0x14000000
  42. #define SMI_COMMON_ADDR 0x14002000
  43. #define SMI_LARB0_ADDR 0x14003000
  44. #define SMI_MASTER_SETTING_NUM 2
  45. #define SMI_COMMON_REG_NUM 2
  46. #define SMI_LARB0_REG_NUM 11
  47. struct smi_reg_info {
  48. unsigned int offset;
  49. unsigned int value;
  50. };
  51. struct smi_master_info {
  52. unsigned long base_addr;
  53. int reg_num;
  54. struct smi_reg_info *reg_list;
  55. };
  56. static struct smi_reg_info smi_common_reg[SMI_COMMON_REG_NUM] = {
  57. {0x100, 0xb}, {0x444, 0x1}
  58. };
  59. static struct smi_reg_info smi_larb0_reg[SMI_LARB0_REG_NUM] = {
  60. {0x40, 0x1},
  61. {0x100, 0xb}, {0x104, 0xb}, {0x108, 0xb}, {0x10c, 0xb}, {0x110, 0xb},
  62. {0x380, 0x3}, {0x384, 0x3}, {0x388, 0x3}, {0x38c, 0x3}, {0x390, 0x3}
  63. };
  64. static struct smi_master_info smi_regs[SMI_MASTER_SETTING_NUM] = {
  65. {SMI_COMMON_ADDR, SMI_COMMON_REG_NUM, smi_common_reg},
  66. {SMI_LARB0_ADDR, SMI_LARB0_REG_NUM, smi_larb0_reg},
  67. };
  68. static inline unsigned int smi_read_reg(unsigned int base, unsigned int offset)
  69. {
  70. return DRV_Reg32(base + offset);
  71. }
  72. static void smi_write_reg(unsigned int base, unsigned int offset,
  73. unsigned int value)
  74. {
  75. unsigned int address = base + offset, prev = smi_read_reg(base, offset);
  76. DRV_WriteReg32(address, value);
  77. SMIDBG(INFO, "%#x = %#x -- %#x --> %#x\n",
  78. address, prev, value, smi_read_reg(base, offset));
  79. }
  80. static void smi_clk_enable(void)
  81. {
  82. smi_write_reg(SMI_MMSYS_ADDR, 0x108, 0x1f); /* set */
  83. SMIDBG(INFO, "enable mmsys clk, reg=%#x\n",
  84. smi_read_reg(SMI_MMSYS_ADDR, 0x100));
  85. }
  86. static void smi_clk_disable(void)
  87. {
  88. smi_write_reg(SMI_MMSYS_ADDR, 0x104, 0x1f); /* clear */
  89. SMIDBG(INFO, "disable mmsys clk, reg=%#x\n",
  90. smi_read_reg(SMI_MMSYS_ADDR, 0x100));
  91. }
  92. void smi_apply_register_setting(void)
  93. {
  94. int i, j;
  95. /* write SMI non on-the-fly register before DISP init
  96. * when larb and common are idle */
  97. spm_mtcmos_ctrl_dis(1);
  98. smi_clk_enable();
  99. for (i = 0; i < SMI_MASTER_SETTING_NUM; i++)
  100. for (j = 0; j < smi_regs[i].reg_num; j++)
  101. smi_write_reg(smi_regs[i].base_addr,
  102. smi_regs[i].reg_list[j].offset,
  103. smi_regs[i].reg_list[j].value);
  104. smi_clk_disable();
  105. }