bq25896.c 34 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <platform/mt_typedefs.h>
  32. #include <platform/mt_reg_base.h>
  33. #include <platform/mt_i2c.h>
  34. #include <platform/mt_pmic.h>
  35. #include <platform/bq25896.h>
  36. #include <printf.h>
  37. #include <platform/mt_pumpexpress.h>
  38. #if !defined(CONFIG_POWER_EXT)
  39. #include <platform/upmu_common.h>
  40. #endif
  41. int g_log_en=0;
  42. /**********************************************************
  43. *
  44. * [I2C Slave Setting]
  45. *
  46. *********************************************************/
  47. #define BQ25896_SLAVE_ADDR_WRITE 0xD6
  48. #define BQ25896_SLAVE_ADDR_READ 0xD7
  49. #define PRECC_BATVOL 2800 //preCC 2.8V
  50. /**********************************************************
  51. *
  52. * [Global Variable]
  53. *
  54. *********************************************************/
  55. kal_uint8 bq25896_reg[bq25896_REG_NUM] = {0};
  56. int g_bq25896_hw_exist=0;
  57. /**********************************************************
  58. *
  59. * [I2C Function For Read/Write bq25896]
  60. *
  61. *********************************************************/
  62. #define BQ25896_I2C_ID I2C1
  63. static struct mt_i2c_t bq25896_i2c;
  64. kal_uint32 bq25896_write_byte(kal_uint8 cmd, kal_uint8 writeData)
  65. {
  66. kal_uint32 ret_code = I2C_OK;
  67. kal_uint8 write_data[2];
  68. kal_uint16 len;
  69. write_data[0]= cmd;
  70. write_data[1] = writeData;
  71. bq25896_i2c.id = BQ25896_I2C_ID;
  72. /* Since i2c will left shift 1 bit, we need to set I2C address to >>1 */
  73. bq25896_i2c.addr = (BQ25896_SLAVE_ADDR_WRITE >> 1);
  74. bq25896_i2c.mode = ST_MODE;
  75. bq25896_i2c.speed = 100;
  76. len = 2;
  77. ret_code = i2c_write(&bq25896_i2c, write_data, len);
  78. if (I2C_OK != ret_code)
  79. dprintf(INFO, "%s: i2c_write: ret_code: %d\n", __func__, ret_code);
  80. return ret_code;
  81. }
  82. kal_uint32 bq25896_read_byte(kal_uint8 cmd, kal_uint8 *returnData)
  83. {
  84. kal_uint32 ret_code = I2C_OK;
  85. kal_uint16 len;
  86. *returnData = cmd;
  87. bq25896_i2c.id = BQ25896_I2C_ID;
  88. /* Since i2c will left shift 1 bit, we need to set I2C address to >>1 */
  89. bq25896_i2c.addr = (BQ25896_SLAVE_ADDR_READ >> 1);
  90. bq25896_i2c.mode = ST_MODE;
  91. bq25896_i2c.speed = 100;
  92. len = 1;
  93. ret_code = i2c_write_read(&bq25896_i2c, returnData, len, len);
  94. if (I2C_OK != ret_code)
  95. dprintf(INFO, "%s: i2c_read: ret_code: %d\n", __func__, ret_code);
  96. return ret_code;
  97. }
  98. /**********************************************************
  99. *
  100. * [Read / Write Function]
  101. *
  102. *********************************************************/
  103. kal_uint32 bq25896_read_interface (kal_uint8 RegNum, kal_uint8 *val, kal_uint8 MASK, kal_uint8 SHIFT)
  104. {
  105. kal_uint8 bq25896_reg = 0;
  106. kal_uint32 ret = 0;
  107. dprintf(INFO, "--------------------------------------------------LK\n");
  108. ret = bq25896_read_byte(RegNum, &bq25896_reg);
  109. dprintf(INFO, "[bq25896_read_interface] Reg[%x]=0x%x\n", RegNum, bq25896_reg);
  110. bq25896_reg &= (MASK << SHIFT);
  111. *val = (bq25896_reg >> SHIFT);
  112. dprintf(INFO, "[bq25896_read_interface] val=0x%x\n", *val);
  113. return ret;
  114. }
  115. kal_uint32 bq25896_config_interface (kal_uint8 RegNum, kal_uint8 val, kal_uint8 MASK, kal_uint8 SHIFT)
  116. {
  117. kal_uint8 bq25896_reg = 0;
  118. kal_uint32 ret = 0;
  119. dprintf(INFO, "--------------------------------------------------\n");
  120. ret = bq25896_read_byte(RegNum, &bq25896_reg);
  121. dprintf(INFO, "[bq25896_config_interface] Reg[%x]=0x%x\n", RegNum, bq25896_reg);
  122. bq25896_reg &= ~(MASK << SHIFT);
  123. bq25896_reg |= (val << SHIFT);
  124. if (RegNum == bq25896_CON1 && val == 1 && MASK ==CON1_RESET_MASK && SHIFT == CON1_RESET_SHIFT) {
  125. // RESET bit
  126. } else if (RegNum == bq25896_CON1) {
  127. bq25896_reg &= ~0x80; //RESET bit read returs 1, so clear it
  128. }
  129. ret = bq25896_write_byte(RegNum, bq25896_reg);
  130. dprintf(INFO, "[bq25896_config_interface] write Reg[%x]=0x%x\n", RegNum, bq25896_reg);
  131. // Check
  132. //bq25896_read_byte(RegNum, &bq25896_reg);
  133. //printk("[bq25896_config_interface] Check Reg[%x]=0x%x\n", RegNum, bq25896_reg);
  134. return ret;
  135. }
  136. //write one register directly
  137. kal_uint32 bq25896_reg_config_interface (kal_uint8 RegNum, kal_uint8 val)
  138. {
  139. kal_uint32 ret = 0;
  140. ret = bq25896_write_byte(RegNum, val);
  141. return ret;
  142. }
  143. /**********************************************************
  144. *
  145. * [Internal Function]
  146. *
  147. *********************************************************/
  148. //CON0----------------------------------------------------
  149. void bq25896_set_en_hiz(kal_uint32 val)
  150. {
  151. kal_uint32 ret=0;
  152. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON0),
  153. (kal_uint8)(val),
  154. (kal_uint8)(CON0_EN_HIZ_MASK),
  155. (kal_uint8)(CON0_EN_HIZ_SHIFT)
  156. );
  157. }
  158. void bq25896_set_en_ilim(kal_uint32 val)
  159. {
  160. kal_uint32 ret=0;
  161. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON0),
  162. (kal_uint8)(val),
  163. (kal_uint8)(CON0_EN_ILIM_MASK),
  164. (kal_uint8)(CON0_EN_ILIM_SHIFT)
  165. );
  166. }
  167. void bq25896_set_iinlim(kal_uint32 val)
  168. {
  169. kal_uint32 ret=0;
  170. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON0),
  171. (val),
  172. (kal_uint8)(CON0_IINLIM_MASK),
  173. (kal_uint8)(CON0_IINLIM_SHIFT)
  174. );
  175. }
  176. //CON1----------------------------------------------------
  177. void bq25896_ADC_start(kal_uint32 val)
  178. {
  179. kal_uint32 ret=0;
  180. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON2),
  181. (kal_uint8)(val),
  182. (kal_uint8)(CON2_CONV_START_MASK),
  183. (kal_uint8)(CON2_CONV_START_SHIFT)
  184. );
  185. }
  186. void bq25896_set_ADC_rate(kal_uint32 val)
  187. {
  188. kal_uint32 ret=0;
  189. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON2),
  190. (kal_uint8)(val),
  191. (kal_uint8)(CON2_CONV_RATE_MASK),
  192. (kal_uint8)(CON2_CONV_RATE_SHIFT)
  193. );
  194. }
  195. void bq25896_set_vindpm_os(kal_uint32 val)
  196. {
  197. kal_uint32 ret=0;
  198. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON1),
  199. (kal_uint8)(val),
  200. (kal_uint8)(CON1_VINDPM_OS_MASK),
  201. (kal_uint8)(CON1_VINDPM_OS_SHIFT)
  202. );
  203. }
  204. //CON2----------------------------------------------------
  205. void bq25896_set_ico_en_start(kal_uint32 val)
  206. {
  207. kal_uint32 ret=0;
  208. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON2),
  209. (kal_uint8)(val),
  210. (kal_uint8)(CON2_ICO_EN_MASK),
  211. (kal_uint8)(CON2_ICO_EN_RATE_SHIFT)
  212. );
  213. }
  214. //CON3----------------------------------------------------
  215. void bq25896_wd_reset(kal_uint32 val)
  216. {
  217. kal_uint32 ret=0;
  218. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON3),
  219. (val),
  220. (kal_uint8)(CON3_WD_MASK),
  221. (kal_uint8)(CON3_WD_SHIFT)
  222. );
  223. }
  224. void bq25896_otg_en(kal_uint32 val)
  225. {
  226. kal_uint32 ret=0;
  227. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON3),
  228. (val),
  229. (kal_uint8)(CON3_OTG_CONFIG_MASK),
  230. (kal_uint8)(CON3_OTG_CONFIG_SHIFT)
  231. );
  232. }
  233. void bq25896_chg_en(kal_uint32 val)
  234. {
  235. kal_uint32 ret=0;
  236. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON3),
  237. (val),
  238. (kal_uint8)(CON3_CHG_CONFIG_MASK),
  239. (kal_uint8)(CON3_CHG_CONFIG_SHIFT)
  240. );
  241. }
  242. void bq25896_set_sys_min(kal_uint32 val)
  243. {
  244. kal_uint32 ret=0;
  245. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON3),
  246. (val),
  247. (kal_uint8)(CON3_SYS_V_LIMIT_MASK),
  248. (kal_uint8)(CON3_SYS_V_LIMIT_SHIFT)
  249. );
  250. }
  251. //CON4----------------------------------------------------
  252. void bq25896_en_pumpx(kal_uint32 val)
  253. {
  254. kal_uint32 ret=0;
  255. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON4),
  256. (kal_uint8)(val),
  257. (kal_uint8)(CON4_EN_PUMPX_MASK),
  258. (kal_uint8)(CON4_EN_PUMPX_SHIFT)
  259. );
  260. }
  261. void bq25896_set_ichg(kal_uint32 val)
  262. {
  263. kal_uint32 ret=0;
  264. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON4),
  265. (kal_uint8)(val),
  266. (kal_uint8)(CON4_ICHG_MASK),
  267. (kal_uint8)(CON4_ICHG_SHIFT)
  268. );
  269. }
  270. //CON5----------------------------------------------------
  271. void bq25896_set_iprechg(kal_uint32 val)
  272. {
  273. kal_uint32 ret=0;
  274. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON5),
  275. (val),
  276. (kal_uint8)(CON5_IPRECHG_MASK),
  277. (kal_uint8)(CON5_IPRECHG_SHIFT)
  278. );
  279. }
  280. void bq25896_set_iterml(kal_uint32 val)
  281. {
  282. kal_uint32 ret=0;
  283. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON5),
  284. (val),
  285. (kal_uint8)(CON5_ITERM_MASK),
  286. (kal_uint8)(CON5_ITERM_SHIFT)
  287. );
  288. }
  289. //CON6----------------------------------------------------
  290. void bq25896_set_vreg(kal_uint32 val)
  291. {
  292. kal_uint32 ret=0;
  293. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON6),
  294. (kal_uint8)(val),
  295. (kal_uint8)(CON6_2XTMR_EN_MASK),
  296. (kal_uint8)(CON6_2XTMR_EN_SHIFT)
  297. );
  298. }
  299. void bq25896_set_batlowv(kal_uint32 val)
  300. {
  301. kal_uint32 ret=0;
  302. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON6),
  303. (kal_uint8)(val),
  304. (kal_uint8)(CON6_BATLOWV_MASK),
  305. (kal_uint8)(CON6_BATLOWV_SHIFT)
  306. );
  307. }
  308. void bq25896_set_vrechg(kal_uint32 val)
  309. {
  310. kal_uint32 ret=0;
  311. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON6),
  312. (kal_uint8)(val),
  313. (kal_uint8)(CON6_VRECHG_MASK),
  314. (kal_uint8)(CON6_VRECHG_SHIFT)
  315. );
  316. }
  317. //CON7----------------------------------------------------
  318. void bq25896_en_term_chg(kal_uint32 val)
  319. {
  320. kal_uint32 ret=0;
  321. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON7),
  322. (kal_uint8)(val),
  323. (kal_uint8)(CON7_EN_TERM_CHG_MASK),
  324. (kal_uint8)(CON7_EN_TERM_CHG_SHIFT)
  325. );
  326. }
  327. void bq25896_en_state_dis(kal_uint32 val)
  328. {
  329. kal_uint32 ret=0;
  330. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON7),
  331. (kal_uint8)(val),
  332. (kal_uint8)(CON7_STAT_DIS_MASK),
  333. (kal_uint8)(CON7_STAT_DIS_SHIFT)
  334. );
  335. }
  336. void bq25896_set_wd_timer(kal_uint32 val)
  337. {
  338. kal_uint32 ret=0;
  339. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON7),
  340. (kal_uint8)(val),
  341. (kal_uint8)(CON7_WTG_TIM_SET_MASK),
  342. (kal_uint8)(CON7_WTG_TIM_SET_SHIFT)
  343. );
  344. }
  345. void bq25896_en_chg_timer(kal_uint32 val)
  346. {
  347. kal_uint32 ret=0;
  348. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON7),
  349. (kal_uint8)(val),
  350. (kal_uint8)(CON7_EN_TIM_MASK),
  351. (kal_uint8)(CON7_EN_TIMG_SHIFT)
  352. );
  353. }
  354. void bq25896_set_chg_timer(kal_uint32 val)
  355. {
  356. kal_uint32 ret=0;
  357. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON7),
  358. (kal_uint8)(val),
  359. (kal_uint8)(CON7_SET_CHG_TIM_MASK),
  360. (kal_uint8)(CON7_SET_CHG_TIM_SHIFT)
  361. );
  362. }
  363. //CON8---------------------------------------------------
  364. void bq25896_set_thermal_regulation(kal_uint32 val)
  365. {
  366. kal_uint32 ret=0;
  367. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON8),
  368. (kal_uint8)(val),
  369. (kal_uint8)(CON8_TREG_MASK),
  370. (kal_uint8)(CON8_TREG_SHIFT)
  371. );
  372. }
  373. void bq25896_set_VBAT_clamp(kal_uint32 val)
  374. {
  375. kal_uint32 ret=0;
  376. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON8),
  377. (kal_uint8)(val),
  378. (kal_uint8)(CON8_VCLAMP_MASK),
  379. (kal_uint8)(CON8_VCLAMP_SHIFT)
  380. );
  381. }
  382. void bq25896_set_VBAT_IR_compensation(kal_uint32 val)
  383. {
  384. kal_uint32 ret=0;
  385. ret=bq25896_config_interface( (kal_uint8)(bq25896_CON8),
  386. (kal_uint8)(val),
  387. (kal_uint8)(CON8_BAT_COMP_MASK),
  388. (kal_uint8)(CON8_BAT_COMP_SHIFT)
  389. );
  390. }
  391. //CON9----------------------------------------------------
  392. void bq25896_set_BATFET_DLY(kal_uint32 val)
  393. {
  394. bq25896_config_interface( (kal_uint8)(bq25896_CON9),
  395. (kal_uint8)(val),
  396. (kal_uint8)(CON9_BATFET_DLY_MASK),
  397. (kal_uint8)(CON9_BATFET_DLY_SHIFT)
  398. );
  399. }
  400. void bq25896_set_BATFET_RST_EN(kal_uint32 val)
  401. {
  402. bq25896_config_interface( (kal_uint8)(bq25896_CON9),
  403. (kal_uint8)(val),
  404. (kal_uint8)(CON9_BATFET_RST_EN_MASK),
  405. (kal_uint8)(CON9_BATFET_RST_EN_SHIFT)
  406. );
  407. }
  408. //CONA----------------------------------------------------
  409. void bq25896_set_boost_ilim(kal_uint32 val)
  410. {
  411. kal_uint32 ret=0;
  412. ret=bq25896_config_interface( (kal_uint8)(bq25896_CONA),
  413. (kal_uint8)(val),
  414. (kal_uint8)(CONA_BOOST_ILIM_MASK),
  415. (kal_uint8)(CONA_BOOST_ILIM_SHIFT)
  416. );
  417. }
  418. void bq25896_set_boost_vlim(kal_uint32 val)
  419. {
  420. kal_uint32 ret=0;
  421. ret=bq25896_config_interface( (kal_uint8)(bq25896_CONA),
  422. (kal_uint8)(val),
  423. (kal_uint8)(CONA_BOOST_VLIM_MASK),
  424. (kal_uint8)(CONA_BOOST_VLIM_SHIFT)
  425. );
  426. }
  427. //CONB----------------------------------------------------
  428. kal_uint32 bq25896_get_vbus_state(void )
  429. {
  430. kal_uint32 ret=0;
  431. kal_uint8 val=0;
  432. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONB),
  433. (&val),
  434. (kal_uint8)(CONB_VBUS_STAT_MASK),
  435. (kal_uint8)(CONB_VBUS_STAT_SHIFT)
  436. );
  437. return val;
  438. }
  439. kal_uint32 bq25896_get_chrg_state(void )
  440. {
  441. kal_uint32 ret=0;
  442. kal_uint8 val=0;
  443. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONB),
  444. (&val),
  445. (kal_uint8)(CONB_CHRG_STAT_MASK),
  446. (kal_uint8)(CONB_CHRG_STAT_SHIFT)
  447. );
  448. return val;
  449. }
  450. kal_uint32 bq25896_get_pg_state(void )
  451. {
  452. kal_uint32 ret=0;
  453. kal_uint8 val=0;
  454. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONB),
  455. (&val),
  456. (kal_uint8)(CONB_PG_STAT_MASK),
  457. (kal_uint8)(CONB_PG_STAT_SHIFT)
  458. );
  459. return val;
  460. }
  461. kal_uint32 bq25896_get_sdp_state(void )
  462. {
  463. kal_uint32 ret=0;
  464. kal_uint8 val=0;
  465. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONB),
  466. (&val),
  467. (kal_uint8)(CONB_SDP_STAT_MASK),
  468. (kal_uint8)(CONB_SDP_STAT_SHIFT)
  469. );
  470. return val;
  471. }
  472. kal_uint32 bq25896_get_vsys_state(void )
  473. {
  474. kal_uint32 ret=0;
  475. kal_uint8 val=0;
  476. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONB),
  477. (&val),
  478. (kal_uint8)(CONB_VSYS_STAT_MASK),
  479. (kal_uint8)(CONB_VSYS_STAT_SHIFT)
  480. );
  481. return val;
  482. }
  483. //CON0C----------------------------------------------------
  484. kal_uint32 bq25896_get_wdt_state(void )
  485. {
  486. kal_uint32 ret=0;
  487. kal_uint8 val=0;
  488. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONC),
  489. (&val),
  490. (kal_uint8)(CONB_WATG_STAT_MASK),
  491. (kal_uint8)(CONB_WATG_STAT_SHIFT)
  492. );
  493. return val;
  494. }
  495. kal_uint32 bq25896_get_boost_state(void )
  496. {
  497. kal_uint32 ret=0;
  498. kal_uint8 val=0;
  499. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONC),
  500. (&val),
  501. (kal_uint8)(CONB_BOOST_STAT_MASK),
  502. (kal_uint8)(CONB_BOOST_STAT_SHIFT)
  503. );
  504. return val;
  505. }
  506. kal_uint32 bq25896_get_chrg_fault_state(void)
  507. {
  508. kal_uint32 ret=0;
  509. kal_uint8 val=0;
  510. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONC),
  511. (&val),
  512. (kal_uint8)(CONB_CHRG_STAT_MASK),
  513. (kal_uint8)(CONB_CHRG_STAT_SHIFT)
  514. );
  515. return val;
  516. }
  517. kal_uint32 bq25896_get_bat_state(void)
  518. {
  519. kal_uint32 ret=0;
  520. kal_uint8 val=0;
  521. ret=bq25896_read_interface( (kal_uint8)(bq25896_CONC),
  522. (&val),
  523. (kal_uint8)(CONB_BAT_STAT_MASK),
  524. (kal_uint8)(CONB_BAT_STAT_SHIFT)
  525. );
  526. return val;
  527. }
  528. //COND
  529. void bq25896_set_FORCE_VINDPM(kal_uint32 val)
  530. {
  531. kal_uint32 ret=0;
  532. ret=bq25896_config_interface( (kal_uint8)(bq25896_COND),
  533. (kal_uint8)(val),
  534. (kal_uint8)(COND_FORCE_VINDPM_MASK),
  535. (kal_uint8)(COND_FORCE_VINDPM_SHIFT)
  536. );
  537. return val;
  538. }
  539. void bq25896_set_VINDPM(kal_uint32 val)
  540. {
  541. kal_uint32 ret=0;
  542. ret=bq25896_config_interface( (kal_uint8)(bq25896_COND),
  543. (kal_uint8)(val),
  544. (kal_uint8)(COND_VINDPM_MASK),
  545. (kal_uint8)(COND_VINDPM_SHIFT)
  546. );
  547. return val;
  548. }
  549. //CON12
  550. kal_uint32 bq25896_get_ichg(void )
  551. {
  552. kal_uint32 ret=0;
  553. kal_uint8 val=0;
  554. ret=bq25896_read_interface( (kal_uint8)(bq25896_CON12),
  555. (&val),
  556. (kal_uint8)(CONB_ICHG_STAT_MASK),
  557. (kal_uint8)(CONB_ICHG_STAT_SHIFT)
  558. );
  559. return val;
  560. }
  561. //CON13 ///
  562. kal_uint32 bq25896_get_idpm_state(void )
  563. {
  564. kal_uint32 ret=0;
  565. kal_uint8 val=0;
  566. ret=bq25896_read_interface( (kal_uint8)(bq25896_CON13),
  567. (&val),
  568. (kal_uint8)(CONB_IDPM_STAT_MASK),
  569. (kal_uint8)(CONB_IDPM_STAT_SHIFT)
  570. );
  571. return val;
  572. }
  573. /**********************************************************
  574. *
  575. * [Internal Function]
  576. *
  577. *********************************************************/
  578. void bq25896_dump_register(void)
  579. {
  580. kal_uint8 i=0;
  581. dprintf(CRITICAL, "[bq25896] ");
  582. bq25896_ADC_start(0x1);
  583. for (i=0; i<bq25896_REG_NUM; i++) {
  584. bq25896_read_byte(i, &bq25896_reg[i]);
  585. dprintf(CRITICAL, "[0x%x]=0x%x\n", i, bq25896_reg[i]);
  586. }
  587. dprintf(CRITICAL, "\n");
  588. }
  589. void bq25896_hw_init(void)
  590. {
  591. bq25896_wd_reset(1); // wdt reset
  592. bq25896_otg_en(0); // Disable OTG boost
  593. bq25896_en_chg_timer(1); // Disable Safty timer
  594. bq25896_set_iterml(0x2); // ITERM = TBD 0x02=128mAi
  595. /*Set VBAT = 4.352 V*/
  596. bq25896_set_vreg(0x20);
  597. /*VBAT IR compensation*/
  598. bq25896_set_VBAT_clamp(0x7);/*4.352V + 0.224 V*/
  599. bq25896_set_VBAT_IR_compensation(0x4); /*80mohm*/
  600. /*precharge2cc voltage,BATLOWV, 3.0V*/
  601. bq25896_set_batlowv(0x1);
  602. /*PreCC mode*/
  603. /* precharge current default 0x1:128mA 0xF:1088mA
  604. * Note: 1A is forbidden for dead battery
  605. */
  606. bq25896_set_iprechg(0x1);
  607. /* ICHG 2048mA*/
  608. bq25896_set_ichg(0x20);
  609. /*Iinlim = 3.25mA*/
  610. bq25896_set_iinlim(0x3F);
  611. //bq25896_set_vindpm_off(0); // VINDPM_OFFSET = 0 : 4.2V ; 1 for 10.1 V
  612. //bq25896_set_vindpm_os(0x4); // VINDPM_OFFSET + CODE x 2%
  613. bq25896_set_FORCE_VINDPM(1); //1 or 0 for absolute or relative vth
  614. bq25896_set_VINDPM(0x13); //4.5V
  615. /*Thermal regulation : TBD*/
  616. //bq25896_set_ts_en(0);
  617. bq25896_set_en_hiz(0x0);
  618. //if(get_mt6351_pmic_chip_version() < PMIC6351_E3_CID_CODE)
  619. //bq25896_set_vbreg(0x19); //TBD battery regulation
  620. //else
  621. //bq25896_set_vbreg(0x23); //TBD battery regulation
  622. }
  623. static CHARGER_TYPE g_chr_type_num = CHARGER_UNKNOWN;
  624. int hw_charging_get_charger_type(void);
  625. extern int g_std_ac_large_current_en;
  626. void bq25896_charging_enable(kal_uint32 bEnable)
  627. {
  628. if (KAL_TRUE == bEnable)
  629. bq25896_chg_en(0x1); // charger enable
  630. else
  631. bq25896_chg_en(0); // charger disable
  632. dprintf(CRITICAL, "[BATTERY:bq25896] charger enable/disable %d !\r\n", bEnable);
  633. #if 0
  634. int temp_CC_value = 0;
  635. kal_int32 bat_val = 0;
  636. if (CHARGER_UNKNOWN == g_chr_type_num && KAL_TRUE == upmu_is_chr_det()) {
  637. hw_charging_get_charger_type();
  638. dprintf(CRITICAL, "[BATTERY:bq25896] charger type: %d\n", g_chr_type_num);
  639. }
  640. bat_val = get_i_sense_volt(1);
  641. if (g_chr_type_num == STANDARD_CHARGER) {
  642. if (g_std_ac_large_current_en==1) {
  643. temp_CC_value = 2000;
  644. bq25896_set_iinlim(0x28); //IN current limit at 2A
  645. if (bat_val < PRECC_BATVOL)
  646. bq25896_set_ichg(0x0); //Pre-Charging Current Limit at 500ma
  647. else
  648. bq25896_set_ichg(0x18); //Fast Charging Current Limit at 2A
  649. } else {
  650. temp_CC_value = 1200;
  651. bq25896_set_iinlim(0x4); //IN current limit at 1200mA or 1.5mA for bq24196
  652. if (bat_val < PRECC_BATVOL)
  653. bq25896_set_ichg(0x0); //Pre-Charging Current Limit at 500ma
  654. else
  655. bq25896_set_ichg(0x8); //Fast Charging Current Limit at 1A
  656. }
  657. } else if (g_chr_type_num == STANDARD_HOST \
  658. || g_chr_type_num == CHARGING_HOST \
  659. || g_chr_type_num == NONSTANDARD_CHARGER) {
  660. temp_CC_value = 500;
  661. bq25896_set_iinlim(0x2); //IN current limit at 500mA
  662. bq25896_set_ichg(0); //Fast Charging Current Limit at 500mA
  663. } else {
  664. temp_CC_value = 500;
  665. bq25896_set_iinlim(0x2); //IN current limit at 500mA
  666. bq25896_set_ichg(0); //Fast Charging Current Limit at 500mA
  667. }
  668. if (KAL_TRUE == bEnable)
  669. bq25896_chg_en(0x1); // charger enable
  670. else
  671. bq25896_chg_en(0); // charger disable
  672. bq25896_wd_reset(1);
  673. dprintf(INFO, "[BATTERY:bq24196] bq24196_set_ac_current(), CC value(%dmA) \r\n", temp_CC_value);
  674. dprintf(INFO, "[BATTERY:bq24196] charger enable/disable %d !\r\n", bEnable);
  675. #endif
  676. }
  677. #if defined(CONFIG_POWER_EXT)
  678. int hw_charging_get_charger_type(void)
  679. {
  680. g_chr_type_num = STANDARD_HOST;
  681. return STANDARD_HOST;
  682. }
  683. #else
  684. extern void Charger_Detect_Init(void);
  685. extern void Charger_Detect_Release(void);
  686. extern void mdelay (unsigned long msec);
  687. extern void pmic_set_register_value(PMU_FLAGS_LIST_ENUM flagname,kal_uint32 val);
  688. extern kal_uint16 pmic_get_register_value(PMU_FLAGS_LIST_ENUM flagname);
  689. static void hw_bc11_dump_register(void)
  690. {
  691. #if defined(PMIC_CHIP_MT6355)
  692. #else
  693. dprintf(INFO, "Reg[0x%x]=0x%x,Reg[0x%x]=0x%x\n",
  694. MT6351_CHR_CON20, upmu_get_reg_value(MT6351_CHR_CON20),
  695. MT6351_CHR_CON21, upmu_get_reg_value(MT6351_CHR_CON21)
  696. );
  697. #endif
  698. }
  699. static void hw_bc11_init(void)
  700. {
  701. mdelay(300);
  702. #if CHARGER_DETECTION
  703. Charger_Detect_Init();
  704. #endif
  705. #if defined(PMIC_CHIP_MT6355)
  706. #else
  707. //RG_bc11_BIAS_EN=1
  708. pmic_set_register_value(MT6351_PMIC_RG_BC11_BIAS_EN, 0x1);//mt6351_upmu_set_rg_bc11_bias_en(0x1);
  709. //RG_bc11_VSRC_EN[1:0]=00
  710. pmic_set_register_value(MT6351_PMIC_RG_BC11_VSRC_EN, 0x0);//mt6351_upmu_set_rg_bc11_vsrc_en(0x0);
  711. //RG_bc11_VREF_VTH = [1:0]=00
  712. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0);//mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  713. //RG_bc11_CMP_EN[1.0] = 00
  714. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  715. //RG_bc11_IPU_EN[1.0] = 00
  716. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipu_en(0x0);
  717. //RG_bc11_IPD_EN[1.0] = 00
  718. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipd_en(0x0);
  719. //bc11_RST=1
  720. pmic_set_register_value(MT6351_PMIC_RG_BC11_RST, 0x1);//mt6351_upmu_set_rg_bc11_rst(0x1);
  721. //bc11_BB_CTRL=1
  722. pmic_set_register_value(MT6351_PMIC_RG_BC11_BB_CTRL, 0x1);//mt6351_upmu_set_rg_bc11_bb_ctrl(0x1);
  723. #endif
  724. mdelay(50);
  725. if (g_log_en>1) {
  726. dprintf(INFO, "hw_bc11_init() \r\n");
  727. hw_bc11_dump_register();
  728. }
  729. }
  730. static U32 hw_bc11_DCD(void)
  731. {
  732. U32 wChargerAvail = 0;
  733. #if defined(PMIC_CHIP_MT6355)
  734. #else
  735. //RG_bc11_IPU_EN[1.0] = 10
  736. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x2);
  737. //RG_bc11_IPD_EN[1.0] = 01
  738. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x1);//mt6351_upmu_set_rg_bc11_ipd_en(0x1);
  739. //RG_bc11_VREF_VTH = [1:0]=01
  740. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x1);//mt6351_upmu_set_rg_bc11_vref_vth(0x1);
  741. //RG_bc11_CMP_EN[1.0] = 10
  742. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x2);//mt6351_upmu_set_rg_bc11_cmp_en(0x2);
  743. #endif
  744. mdelay(80);
  745. #if defined(PMIC_CHIP_MT6355)
  746. #else
  747. wChargerAvail = pmic_get_register_value(MT6351_PMIC_RGS_BC11_CMP_OUT);//mt6351_upmu_get_rgs_bc11_cmp_out();
  748. #endif
  749. if (g_log_en>1) {
  750. dprintf(INFO, "hw_bc11_DCD() \r\n");
  751. hw_bc11_dump_register();
  752. }
  753. #if defined(PMIC_CHIP_MT6355)
  754. #else
  755. //RG_bc11_IPU_EN[1.0] = 00
  756. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipu_en(0x0);
  757. //RG_bc11_IPD_EN[1.0] = 00
  758. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipd_en(0x0);
  759. //RG_bc11_CMP_EN[1.0] = 00
  760. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  761. //RG_bc11_VREF_VTH = [1:0]=00
  762. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0);//mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  763. #endif
  764. return wChargerAvail;
  765. }
  766. static U32 hw_bc11_stepA1(void)
  767. {
  768. U32 wChargerAvail = 0;
  769. #if defined(PMIC_CHIP_MT6355)
  770. #else
  771. //RG_bc11_IPD_EN[1.0] = 01
  772. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x1);//mt6351_upmu_set_rg_bc11_ipd_en(0x1);
  773. //RG_bc11_VREF_VTH = [1:0]=00
  774. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0);//mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  775. //RG_bc11_CMP_EN[1.0] = 01
  776. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x1);//mt6351_upmu_set_rg_bc11_cmp_en(0x1);
  777. #endif
  778. mdelay(80);
  779. #if defined(PMIC_CHIP_MT6355)
  780. #else
  781. wChargerAvail = pmic_get_register_value(MT6351_PMIC_RGS_BC11_CMP_OUT);//mt6351_upmu_get_rgs_bc11_cmp_out();
  782. #endif
  783. if (g_log_en>1) {
  784. dprintf(INFO, "hw_bc11_stepA1() \r\n");
  785. hw_bc11_dump_register();
  786. }
  787. #if defined(PMIC_CHIP_MT6355)
  788. #else
  789. //RG_bc11_IPD_EN[1.0] = 00
  790. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipd_en(0x0);
  791. //RG_bc11_CMP_EN[1.0] = 00
  792. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  793. #endif
  794. return wChargerAvail;
  795. }
  796. static U32 hw_bc11_stepA2(void)
  797. {
  798. U32 wChargerAvail = 0;
  799. #if defined(PMIC_CHIP_MT6355)
  800. #else
  801. //RG_bc11_VSRC_EN[1.0] = 10
  802. pmic_set_register_value(MT6351_PMIC_RG_BC11_VSRC_EN, 0x2);//mt6351_upmu_set_rg_bc11_vsrc_en(0x2);
  803. //RG_bc11_IPD_EN[1:0] = 01
  804. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x1);//mt6351_upmu_set_rg_bc11_ipd_en(0x1);
  805. //RG_bc11_VREF_VTH = [1:0]=00
  806. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0);//mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  807. //RG_bc11_CMP_EN[1.0] = 01
  808. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x1);//mt6351_upmu_set_rg_bc11_cmp_en(0x1);
  809. #endif
  810. mdelay(80);
  811. #if defined(PMIC_CHIP_MT6355)
  812. #else
  813. wChargerAvail = pmic_get_register_value(MT6351_PMIC_RGS_BC11_CMP_OUT);//mt6351_upmu_get_rgs_bc11_cmp_out();
  814. #endif
  815. if (g_log_en>1) {
  816. dprintf(INFO, "hw_bc11_stepA2() \r\n");
  817. hw_bc11_dump_register();
  818. }
  819. #if defined(PMIC_CHIP_MT6355)
  820. #else
  821. //RG_bc11_VSRC_EN[1:0]=00
  822. pmic_set_register_value(MT6351_PMIC_RG_BC11_VSRC_EN, 0x2);//mt6351_upmu_set_rg_bc11_vsrc_en(0x0);
  823. //RG_bc11_IPD_EN[1.0] = 00
  824. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipd_en(0x0);
  825. //RG_bc11_CMP_EN[1.0] = 00
  826. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  827. #endif
  828. return wChargerAvail;
  829. }
  830. static U32 hw_bc11_stepB2(void)
  831. {
  832. U32 wChargerAvail = 0;
  833. #if defined(PMIC_CHIP_MT6355)
  834. #else
  835. //RG_bc11_IPU_EN[1:0]=10
  836. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x2);//mt6351_upmu_set_rg_bc11_ipu_en(0x2);
  837. //RG_bc11_VREF_VTH = [1:0]=01
  838. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x1);//mt6351_upmu_set_rg_bc11_vref_vth(0x1);
  839. //RG_bc11_CMP_EN[1.0] = 01
  840. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x1);//mt6351_upmu_set_rg_bc11_cmp_en(0x1);
  841. #endif
  842. mdelay(80);
  843. #if defined(PMIC_CHIP_MT6355)
  844. #else
  845. wChargerAvail = pmic_get_register_value(MT6351_PMIC_RGS_BC11_CMP_OUT);//mt6351_upmu_get_rgs_bc11_cmp_out();
  846. #endif
  847. if (g_log_en>1) {
  848. dprintf(INFO, "hw_bc11_stepB2() \r\n");
  849. hw_bc11_dump_register();
  850. }
  851. #if defined(PMIC_CHIP_MT6355)
  852. #else
  853. //RG_bc11_IPU_EN[1.0] = 00
  854. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipu_en(0x0);
  855. //RG_bc11_CMP_EN[1.0] = 00
  856. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  857. //RG_bc11_VREF_VTH = [1:0]=00
  858. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0); //mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  859. #endif
  860. return wChargerAvail;
  861. }
  862. static void hw_bc11_done(void)
  863. {
  864. #if defined(PMIC_CHIP_MT6355)
  865. #else
  866. //RG_bc11_VSRC_EN[1:0]=00
  867. pmic_set_register_value(MT6351_PMIC_RG_BC11_VSRC_EN, 0x0);//mt6351_upmu_set_rg_bc11_vsrc_en(0x0);
  868. //RG_bc11_VREF_VTH = [1:0]=0
  869. pmic_set_register_value(MT6351_PMIC_RG_BC11_VREF_VTH, 0x0);//mt6351_upmu_set_rg_bc11_vref_vth(0x0);
  870. //RG_bc11_CMP_EN[1.0] = 00
  871. pmic_set_register_value(MT6351_PMIC_RG_BC11_CMP_EN, 0x0);//mt6351_upmu_set_rg_bc11_cmp_en(0x0);
  872. //RG_bc11_IPU_EN[1.0] = 00
  873. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPU_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipu_en(0x0);
  874. //RG_bc11_IPD_EN[1.0] = 00
  875. pmic_set_register_value(MT6351_PMIC_RG_BC11_IPD_EN, 0x0);//mt6351_upmu_set_rg_bc11_ipd_en(0x0);
  876. //RG_bc11_BIAS_EN=0
  877. pmic_set_register_value(MT6351_PMIC_RG_BC11_BIAS_EN, 0x0);//mt6351_upmu_set_rg_bc11_bias_en(0x0);
  878. #endif
  879. #if CHARGER_DETECTION
  880. Charger_Detect_Release();
  881. #endif
  882. if (g_log_en>1) {
  883. dprintf(INFO, "hw_bc11_done() \r\n");
  884. hw_bc11_dump_register();
  885. }
  886. }
  887. int hw_charging_get_charger_type(void)
  888. {
  889. if (CHARGER_UNKNOWN != g_chr_type_num)
  890. return g_chr_type_num;
  891. /********* Step initial ***************/
  892. hw_bc11_init();
  893. /********* Step DCD ***************/
  894. if (1 == hw_bc11_DCD()) {
  895. /********* Step A1 ***************/
  896. if (1 == hw_bc11_stepA1()) {
  897. g_chr_type_num = APPLE_2_1A_CHARGER;
  898. dprintf(INFO, "step A1 : Apple 2.1A CHARGER!\r\n");
  899. } else {
  900. g_chr_type_num = NONSTANDARD_CHARGER;
  901. dprintf(INFO, "step A1 : Non STANDARD CHARGER!\r\n");
  902. }
  903. } else {
  904. /********* Step A2 ***************/
  905. if (1 == hw_bc11_stepA2()) {
  906. /********* Step B2 ***************/
  907. if (1 == hw_bc11_stepB2()) {
  908. g_chr_type_num = STANDARD_CHARGER;
  909. dprintf(INFO, "step B2 : STANDARD CHARGER!\r\n");
  910. } else {
  911. g_chr_type_num = CHARGING_HOST;
  912. dprintf(INFO, "step B2 : Charging Host!\r\n");
  913. }
  914. } else {
  915. g_chr_type_num = STANDARD_HOST;
  916. dprintf(INFO, "step A2 : Standard USB Host!\r\n");
  917. }
  918. }
  919. /********* Finally setting *******************************/
  920. hw_bc11_done();
  921. return g_chr_type_num;
  922. }
  923. void pumpex_reset_adapter(void)
  924. {
  925. bq25896_set_iinlim(0x00);
  926. mdelay(250);
  927. dprintf(CRITICAL, "PE+ adapter reset back to 5v.\r\n");
  928. }
  929. void pumpex_reset_adapter_enble(int en)
  930. {
  931. if (en == 1)
  932. bq25896_set_iinlim(0x00);
  933. else
  934. bq25896_set_iinlim(0x3F);
  935. }
  936. #endif