mt6370_pmu_bled.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342
  1. /* Copyright Statement:
  2. *
  3. * This software/firmware and related documentation ("MediaTek Software") are
  4. * protected under relevant copyright laws. The information contained herein
  5. * is confidential and proprietary to MediaTek Inc. and/or its licensors.
  6. * Without the prior written permission of MediaTek inc. and/or its licensors,
  7. * any reproduction, modification, use or disclosure of MediaTek Software,
  8. * and information contained herein, in whole or in part, shall be strictly prohibited.
  9. */
  10. /* MediaTek Inc. (C) 2015. All rights reserved.
  11. *
  12. * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  13. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  14. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO RECEIVER ON
  15. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  16. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  17. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  18. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  19. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  20. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
  21. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
  22. * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
  23. * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
  24. * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
  25. * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
  26. * CUMULATIVE LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  27. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  28. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
  29. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  30. */
  31. #include <platform/mt_typedefs.h>
  32. #include <platform/mt_i2c.h>
  33. #include <platform/errno.h>
  34. #include <printf.h>
  35. #include <string.h>
  36. #include <libfdt.h>
  37. #include <platform/mt6370_pmu_bled.h>
  38. #include <lk_builtin_dtb.h>
  39. static struct mt_i2c_t i2c = {
  40. .id = I2C5,
  41. .addr = 0x34,
  42. .mode = HS_MODE,
  43. .speed = 3400,
  44. .pushpull = true,
  45. };
  46. struct mt6370_bled_config_t {
  47. u8 addr;
  48. u8 val;
  49. };
  50. static struct mt6370_bled_config_t mt6370_bled_settings[9] = {
  51. {.addr = 0xA1, .val = 0x89},
  52. {.addr = 0xA2, .val = 0x04},
  53. {.addr = 0xA3, .val = 0x00},
  54. {.addr = 0xA4, .val = 0x00},
  55. {.addr = 0xA5, .val = 0x00},
  56. {.addr = 0xA6, .val = 0x00},
  57. {.addr = 0xA7, .val = 0x00},
  58. {.addr = 0xAD, .val = 0x00},
  59. {.addr = 0xA0, .val = 0x42},
  60. };
  61. // 6370 default pwm setting, used when dts not found
  62. static struct mt6370_bled_config_t mt6370_bled_settings_default_pwm[9] = {
  63. {.addr = 0xA1, .val = 0xed},
  64. {.addr = 0xA2, .val = 0xb4},
  65. {.addr = 0xA3, .val = 0x30},
  66. {.addr = 0xA4, .val = 0x07},
  67. {.addr = 0xA5, .val = 0x3f},
  68. {.addr = 0xA6, .val = 0x00},
  69. {.addr = 0xA7, .val = 0x08},
  70. {.addr = 0xAD, .val = 0x00},
  71. {.addr = 0xA0, .val = 0x7e},
  72. };
  73. /* ========================= */
  74. /* I2C operations */
  75. /* ========================= */
  76. static int mt6370_i2c_write_byte(struct mt_i2c_t *i2c, u8 cmd, u8 data)
  77. {
  78. unsigned int ret = I2C_OK;
  79. unsigned char write_buf[2] = {cmd, data};
  80. ret = i2c_write(i2c, write_buf, 2);
  81. if (ret != I2C_OK)
  82. dprintf(CRITICAL, "%s: I2CW[0x%02X] = 0x%02X failed, code = %d\n",
  83. __func__, cmd, data, ret);
  84. else
  85. dprintf(INFO, "%s: I2CW[0x%02X] = 0x%02X\n",
  86. __func__, cmd, data);
  87. return ret;
  88. }
  89. static int mt6370_i2c_read_byte(struct mt_i2c_t *i2c, u8 cmd, u8 *data)
  90. {
  91. int ret = I2C_OK;
  92. u8 ret_data = cmd;
  93. ret = i2c_write_read(i2c, &ret_data, 1, 1);
  94. if (ret != I2C_OK)
  95. dprintf(CRITICAL, "%s: I2CR[0x%02X] failed, code = %d\n",
  96. __func__, cmd, ret);
  97. else {
  98. dprintf(INFO, "%s: I2CR[0x%02X] = 0x%02X\n",
  99. __func__, cmd, ret_data);
  100. *data = ret_data;
  101. }
  102. return ret;
  103. }
  104. static int mt6370_i2c_update_bits(struct mt_i2c_t *i2c, u8 cmd,
  105. u8 mask, u8 data)
  106. {
  107. int ret = 0;
  108. u8 reg_data = 0;
  109. ret = mt6370_i2c_read_byte(i2c, cmd, &reg_data);
  110. if (ret != I2C_OK)
  111. return ret;
  112. reg_data = reg_data & 0xFF;
  113. reg_data &= ~mask;
  114. reg_data |= (data & mask);
  115. return mt6370_i2c_write_byte(i2c, cmd, reg_data);
  116. }
  117. int mt6370_set_pwm_mode(void)
  118. {
  119. return mt6370_i2c_update_bits(&i2c, 0xA2, 0x80, 0x80);
  120. }
  121. static int mt6370_bled_init_setting(void)
  122. {
  123. int ret = 0;
  124. unsigned int i;
  125. for (i = 0; i < sizeof(mt6370_bled_settings) / sizeof(struct mt6370_bled_config_t); i++) {
  126. ret = mt6370_i2c_write_byte(&i2c, mt6370_bled_settings[i].addr, mt6370_bled_settings[i].val);
  127. if (ret < 0)
  128. return ret;
  129. }
  130. return ret;
  131. }
  132. /**
  133. * If the property is not found or the value is not set,
  134. * return default value 0.
  135. */
  136. unsigned int mt6370_bled_fdt_getprop_u32(const void *fdt, int nodeoffset,
  137. const char *name)
  138. {
  139. const void *data = NULL;
  140. int len = 0;
  141. data = fdt_getprop(fdt, nodeoffset, name, &len);
  142. if (len > 0 && data)
  143. return fdt32_to_cpu(*(unsigned int *)data);
  144. else
  145. return 0;
  146. }
  147. static unsigned int mt6370_bled_fdt_getprop_bool(const void *fdt, int nodeoffset,
  148. const char *name)
  149. {
  150. const void *data = NULL;
  151. int len = 0;
  152. data = fdt_getprop(fdt, nodeoffset, name, &len);
  153. if (data)
  154. return true;
  155. else
  156. return false;
  157. }
  158. #define MT6370_BLED_EN (0x40)
  159. #define MT6370_BLED_EXTEN (0x80)
  160. #define MT6370_BLED_CHANENSHFT 2
  161. #define MT6370_BLED_MAPLINEAR (0x02)
  162. #define MT6370_BLED_OVPSHFT (5)
  163. #define MT6370_BLED_OCPSHFT (1)
  164. #define MT6370_BLED_PWMSHIFT (7)
  165. #define MT6370_BLED_PWMDSHFT (5)
  166. #define MT6370_BLED_PWMFSHFT (3)
  167. #define MT6370_BLFLRAMP_SHFT (3)
  168. #define MT6370_BLED_RAMPTSHFT (4)
  169. /* MT6370_PMU_REG_BLMODECTRL : 0xAD */
  170. #define MT6370_BLED_CURR_SCALESHFT (4)
  171. #define MT6370_PWM_LPF_COEFSHFT (2)
  172. #define MT6370_PWM_LPF_ENSHFT (1)
  173. #define MT6370_BLED_CURR_MODESHFT (0)
  174. static inline int mt6370_pmu_chip_id_check(void)
  175. {
  176. int ret = 0, vendor_id = 0;
  177. u8 reg_data = 0;
  178. ret = mt6370_i2c_read_byte(&i2c, 0x00, &reg_data);
  179. if (ret != I2C_OK)
  180. return ret;
  181. vendor_id = reg_data & 0xF0;
  182. return vendor_id;
  183. }
  184. static void mt6370_bled_parsing_dts(void *fdt)
  185. {
  186. int offset, sub_offset;
  187. uint32_t val;
  188. #if defined(USE_DTB_NO_DWS)
  189. void *lk_drv_fdt = get_lk_overlayed_dtb();
  190. uint8_t chip_vid = 0;
  191. chip_vid = mt6370_pmu_chip_id_check();
  192. dprintf(CRITICAL, "%s chip_vid = 0x%x\n", __func__, chip_vid);
  193. if (lk_drv_fdt == NULL)
  194. panic("lk driver fdt is NULL!\n");
  195. offset = fdt_path_offset(lk_drv_fdt, "/mt6370_pmu_dts");
  196. if (offset < 0)
  197. goto out;
  198. sub_offset = fdt_subnode_offset(lk_drv_fdt, offset, "bled");
  199. if (offset >= 0 && sub_offset >= 0) {
  200. val = mt6370_bled_fdt_getprop_bool(lk_drv_fdt, sub_offset, "mt,ext_en_pin");
  201. dprintf(INFO, "[LEDS] mt,ext_en_pin val = %d\n", val);
  202. if (val) {
  203. mt6370_bled_settings[8].val &= ~(MT6370_BLED_EN | MT6370_BLED_EXTEN);
  204. mt6370_bled_settings[8].val |= MT6370_BLED_EXTEN;
  205. }
  206. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,chan_en");
  207. dprintf(INFO, "[LEDS] mt,chan_en val = %d\n", val);
  208. if (val)
  209. mt6370_bled_settings[8].val |= (val << MT6370_BLED_CHANENSHFT);
  210. val = mt6370_bled_fdt_getprop_bool(lk_drv_fdt, sub_offset, "mt,map_linear");
  211. dprintf(INFO, "[LEDS] mt,map_linear = %d\n", val);
  212. if (!val)
  213. mt6370_bled_settings[8].val &= ~(MT6370_BLED_MAPLINEAR);
  214. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,bl_ovp_level");
  215. dprintf(INFO, "[LEDS] mt,bl_ovp_level = %d\n", val);
  216. if (val)
  217. mt6370_bled_settings[0].val |= (val << MT6370_BLED_OVPSHFT);
  218. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,bl_ocp_level");
  219. dprintf(INFO, "[LEDS] mt,bl_ocp_level = %d\n", val);
  220. if (val)
  221. mt6370_bled_settings[0].val |= (val << MT6370_BLED_OCPSHFT);
  222. val = mt6370_bled_fdt_getprop_bool(lk_drv_fdt, sub_offset, "mt,use_pwm");
  223. dprintf(INFO, "[LEDS] mt,use_pwm = %d\n", val);
  224. if (val)
  225. mt6370_bled_settings[1].val |= (val << MT6370_BLED_PWMSHIFT);
  226. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,pwm_fsample");
  227. dprintf(INFO, "[LEDS] mt,pwm_fsample = %d\n", val);
  228. if (val)
  229. mt6370_bled_settings[1].val |= (val << MT6370_BLED_PWMFSHFT);
  230. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,pwm_deglitch");
  231. dprintf(INFO, "[LEDS] mt,pwm_deglitch = %d\n", val);
  232. if (val)
  233. mt6370_bled_settings[1].val |= (val << MT6370_BLED_PWMDSHFT);
  234. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,bled_ramptime");
  235. dprintf(INFO, "[LEDS] mt,bled_ramptime = %d\n", val);
  236. if (val)
  237. mt6370_bled_settings[2].val |= (val << MT6370_BLED_RAMPTSHFT);
  238. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,bled_flash_ramp");
  239. dprintf(INFO, "[LEDS] mt,bled_flash_ramp = %d\n", val);
  240. if (val)
  241. mt6370_bled_settings[6].val |= (val << MT6370_BLFLRAMP_SHFT);
  242. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,max_bled_brightness");
  243. dprintf(INFO, "[LEDS] mt,max_bled_brightness = %d\n", val);
  244. if (val) {
  245. val = ((u64)val * 255) >> 8;
  246. /* Set bled dimension 11 or 14 bits */
  247. if (chip_vid == 0x90 || chip_vid == 0xB0)
  248. mt6370_bled_settings[3].val |=
  249. ((val & 0x7) << 3);
  250. else
  251. mt6370_bled_settings[3].val |= (val & 0x7);
  252. mt6370_bled_settings[4].val |= ((val >> 3) & 0xff);
  253. }
  254. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,bled_curr_scale");
  255. dprintf(INFO, "[LEDS] mt,bled_curr_scale = %d\n", val);
  256. if (val)
  257. mt6370_bled_settings[7].val |= (val << MT6370_BLED_CURR_SCALESHFT);
  258. val = mt6370_bled_fdt_getprop_u32(lk_drv_fdt, sub_offset, "mt,pwm_lpf_coef");
  259. dprintf(INFO, "[LEDS] mt,pwm_lpf_coef = %d\n", val);
  260. if (val)
  261. mt6370_bled_settings[7].val |= (val << MT6370_PWM_LPF_COEFSHFT);
  262. val = mt6370_bled_fdt_getprop_bool(lk_drv_fdt, sub_offset, "mt,pwm_lpf_en");
  263. dprintf(INFO, "[LEDS] mt,pwm_lpf_en = %d\n", val);
  264. if (val)
  265. mt6370_bled_settings[7].val |= (val << MT6370_PWM_LPF_ENSHFT);
  266. val = mt6370_bled_fdt_getprop_bool(lk_drv_fdt, sub_offset, "mt,bled_curr_mode");
  267. dprintf(INFO, "[LEDS] mt,bled_curr_mode = %d\n", val);
  268. if (val)
  269. mt6370_bled_settings[7].val |= (val << MT6370_BLED_CURR_MODESHFT);
  270. }
  271. else
  272. out:
  273. #endif
  274. {
  275. memcpy(mt6370_bled_settings, mt6370_bled_settings_default_pwm, sizeof(mt6370_bled_settings));
  276. dprintf(CRITICAL, "[LEDS] cannot read settings from dts, using default setting\n");
  277. }
  278. }
  279. static int mt6370_init_bled(void)
  280. {
  281. unsigned int i;
  282. int ret = 0;
  283. void *lk_drv_fdt = get_lk_overlayed_dtb();
  284. if (lk_drv_fdt == NULL)
  285. panic("lk driver fdt is NULL!\n");
  286. dprintf(INFO, "[LEDS]LK: %s\n", __func__);
  287. mt6370_bled_parsing_dts(lk_drv_fdt);
  288. for (i = 0; i < sizeof(mt6370_bled_settings) / sizeof(struct mt6370_bled_config_t); i++) {
  289. ret = mt6370_i2c_write_byte(&i2c, mt6370_bled_settings[i].addr, mt6370_bled_settings[i].val);
  290. if (ret < 0)
  291. return ret;
  292. }
  293. return ret;
  294. }
  295. int mt6370_bled_probe(void)
  296. {
  297. int ret = 0;
  298. ret = mt6370_init_bled();
  299. if (ret < 0)
  300. dprintf(CRITICAL, "%s fail, ret = %d\n", __func__, ret);
  301. return ret;
  302. }