| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124 |
- /*****************************************************************************
- * Copyright Statement:
- * --------------------
- * This software is protected by Copyright and the information contained
- * herein is confidential. The software may not be copied and the information
- * contained herein may not be used or disclosed except with the written
- * permission of MediaTek Inc. (C) 2010
- *
- * BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
- * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
- * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
- * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
- * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
- * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
- * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
- * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
- * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
- * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
- * NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
- * SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
- *
- * BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
- * LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
- * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
- * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
- * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
- *
- * THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
- * WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
- * LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
- * RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
- * THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
- *
- *****************************************************************************/
- #include "cust_msdc.h"
- #include "msdc.h"
- struct msdc_cust msdc_cap[MSDC_MAX_NUM] =
- {
- {
- MSDC50_CLKSRC_DEFAULT, /* host clock source */
- MSDC_SMPL_RISING, /* command latch edge */
- MSDC_SMPL_RISING, /* data latch edge */
- MSDC_DRVN_GEAR2, /* clock pad driving */
- MSDC_DRVN_GEAR2, /* command pad driving */
- MSDC_DRVN_GEAR2, /* data pad driving */
- MSDC_DRVN_GEAR2, /* rst pad driving */
- MSDC_DRVN_GEAR2, /* ds pad driving */
- MSDC_DRVN_DONT_CARE,/* clock pad driving on 1.8V */
- MSDC_DRVN_DONT_CARE,/* command pad driving on 1.8V */
- MSDC_DRVN_DONT_CARE,/* data pad driving on 1.8V */
- 8, /* data pins */
- 0, /* data address offset */
- #if MSDC_USE_EMMC45_POWER
- MSDC_HIGHSPEED | MSDC_DDR | MSDC_RST_PIN_EN
- #else
- MSDC_HIGHSPEED | MSDC_DDR
- #endif
- }
- #if (defined(MMC_MSDC_DRV_CTP) && !defined(FPGA_PLATFORM))
- ,
- {
- MSDC30_CLKSRC_DEFAULT, /* host clock source */
- MSDC_SMPL_RISING, /* command latch edge */
- MSDC_SMPL_RISING, /* data latch edge */
- MSDC_DRVN_GEAR1, /* clock pad driving */
- MSDC_DRVN_GEAR1, /* command pad driving */
- MSDC_DRVN_GEAR1, /* data pad driving */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_GEAR1, /* clock pad driving on 1.8V */
- MSDC_DRVN_GEAR1, /* command pad driving on 1.8V */
- MSDC_DRVN_GEAR1, /* data pad driving on 1.8V */
- 4, /* data pins */
- 0, /* data address offset */
- /* hardware capability flags */
- MSDC_HIGHSPEED | MSDC_UHS1 //| MSDC_DDR //|MSDC_UHS1|MSDC_SDIO_IRQ|MSDC_DDR
- }
- ,
- {
- MSDC30_CLKSRC_DEFAULT, /* host clock source */
- MSDC_SMPL_RISING, /* command latch edge */
- MSDC_SMPL_RISING, /* data latch edge */
- MSDC_DRVN_GEAR1, /* clock pad driving */
- MSDC_DRVN_GEAR1, /* command pad driving */
- MSDC_DRVN_GEAR1, /* data pad driving */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_GEAR1, /* clock pad driving on 1.8V */
- MSDC_DRVN_GEAR1, /* command pad driving on 1.8V */
- MSDC_DRVN_GEAR1 , /* data pad driving on 1.8V */
- 4, /* data pins */
- 0, /* data address offset */
- /* hardware capability flags */
- MSDC_HIGHSPEED | MSDC_UHS1 | MSDC_DDR //|MSDC_UHS1|MSDC_SDIO_IRQ|MSDC_DDR
- },
- {
- MSDC30_CLKSRC_DEFAULT, /* host clock source */
- MSDC_SMPL_RISING, /* command latch edge */
- MSDC_SMPL_RISING, /* data latch edge */
- MSDC_DRVN_GEAR1, /* clock pad driving */
- MSDC_DRVN_GEAR1, /* command pad driving */
- MSDC_DRVN_GEAR1, /* data pad driving */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_DONT_CARE,/* no need for not-emmc card */
- MSDC_DRVN_GEAR1, /* clock pad driving on 1.8V */
- MSDC_DRVN_GEAR1, /* command pad driving on 1.8V */
- MSDC_DRVN_GEAR1, /* data pad driving on 1.8V */
- 4, /* data pins */
- 0, /* data address offset */
- /* hardware capability flags */
- MSDC_HIGHSPEED | MSDC_UHS1 | MSDC_DDR //|MSDC_UHS1|MSDC_SDIO_IRQ|MSDC_DDR
- }
- #endif
- };
|
