custom_emi.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. /*****************************************************************************
  2. * Copyright Statement:
  3. * --------------------
  4. * This software is protected by Copyright and the information contained
  5. * herein is confidential. The software may not be copied and the information
  6. * contained herein may not be used or disclosed except with the written
  7. * permission of MediaTek Inc. (C) 2008
  8. *
  9. * BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
  10. * THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
  11. * RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
  12. * AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
  13. * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
  14. * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
  15. * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
  16. * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
  17. * SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
  18. * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
  19. * NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
  20. * SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
  21. *
  22. * BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
  23. * LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
  24. * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
  25. * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
  26. * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
  27. *
  28. * THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
  29. * WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
  30. * LAWS PRINCIPLES. ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
  31. * RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
  32. * THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
  33. *
  34. *****************************************************************************/
  35. /*****************************************************************************
  36. *
  37. * Filename:
  38. * ---------
  39. * custom_emi.h
  40. *
  41. * Project:
  42. * --------
  43. * Android
  44. *
  45. * Description:
  46. * ------------
  47. * This Module defines the EMI (external memory interface) related setting.
  48. *
  49. * Author:
  50. * -------
  51. * EMI auto generator V0.01
  52. *
  53. * Memory Device database last modified on 2020/7/28
  54. *
  55. *============================================================================
  56. * HISTORY
  57. * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
  58. *------------------------------------------------------------------------------
  59. * $Revision$
  60. * $Modtime$
  61. * $Log$
  62. *
  63. *------------------------------------------------------------------------------
  64. * WARNING!!! WARNING!!! WARNING!!! WARNING!!! WARNING!!! WARNING!!!
  65. * This file is generated by EMI Auto-gen Tool.
  66. * Please do not modify the content directly!
  67. * It could be overwritten!
  68. *============================================================================
  69. * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
  70. *============================================================================
  71. ****************************************************************************/
  72. #ifndef __CUSTOM_EMI__
  73. #define __CUSTOM_EMI__
  74. #include "emi.h"
  75. #define COMBO_LPDDR2 (2+0)
  76. #define COMBO_LPDDR3 (1+0)
  77. #define COMBO_PCDDR3 (0+0)
  78. #define NUM_EMI_RECORD (3)
  79. int num_of_emi_records = NUM_EMI_RECORD ;
  80. EMI_SETTINGS emi_settings[] =
  81. {
  82. //KMQ72000SM-B316
  83. {
  84. 0x0, /* sub_version */
  85. 0x0203, /* TYPE */
  86. 9, /* EMMC ID/FW ID checking length */
  87. 0, /* FW length */
  88. {0x15,0x01,0x00,0x51,0x37,0x32,0x53,0x4D,0x42,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* NAND_EMMC_ID */
  89. {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* FW_ID */
  90. 0x00025052, /* EMI_CONA_VAL */
  91. 0xAA00AA00, /* DRAMC_DRVCTL0_VAL */
  92. 0xAA00AA00, /* DRAMC_DRVCTL1_VAL */
  93. 0x44584493, /* DRAMC_ACTIM_VAL */
  94. 0x01000000, /* DRAMC_GDDR3CTL1_VAL */
  95. 0xF0048683, /* DRAMC_CONF1_VAL */
  96. 0xA00631D1, /* DRAMC_DDR2CTL_VAL */
  97. 0xBF080401, /* DRAMC_TEST2_3_VAL */
  98. 0x01806C3F, /* DRAMC_CONF2_VAL */
  99. 0xD1642342, /* DRAMC_PD_CTRL_VAL */
  100. 0x00008888, /* DRAMC_PADCTL3_VAL */
  101. 0x88888888, /* DRAMC_DQODLY_VAL */
  102. 0x00000000, /* DRAMC_ADDR_OUTPUT_DLY */
  103. 0x00000000, /* DRAMC_CLK_OUTPUT_DLY */
  104. 0x11000510, /* DRAMC_ACTIM1_VAL*/
  105. 0x07800000, /* DRAMC_MISCTL0_VAL*/
  106. 0x04002600, /* DRAMC_ACTIM05T_VAL*/
  107. {0x20000000,0x20000000,0,0}, /* DRAM RANK SIZE */
  108. {0,0,0,0,0,0,0,0,0,0}, /* reserved 10 */
  109. 0x00C30001, /* LPDDR3_MODE_REG1 */
  110. 0x00060002, /* LPDDR3_MODE_REG2 */
  111. 0x00020003, /* LPDDR3_MODE_REG3 */
  112. 0x00000001, /* LPDDR3_MODE_REG5 */
  113. 0x00FF000A, /* LPDDR3_MODE_REG10 */
  114. 0x0000003F, /* LPDDR3_MODE_REG63 */
  115. } ,
  116. //H9TP64A8JDMCPR_KGM
  117. {
  118. 0x0, /* sub_version */
  119. 0x0202, /* TYPE */
  120. 9, /* EMMC ID/FW ID checking length */
  121. 0, /* FW length */
  122. {0x90,0x01,0x4A,0x48,0x38,0x47,0x31,0x65,0x05,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* NAND_EMMC_ID */
  123. {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* FW_ID */
  124. 0x00025052, /* EMI_CONA_VAL */
  125. 0xAA00AA00, /* DRAMC_DRVCTL0_VAL */
  126. 0xAA00AA00, /* DRAMC_DRVCTL1_VAL */
  127. 0x44584493, /* DRAMC_ACTIM_VAL */
  128. 0x01000000, /* DRAMC_GDDR3CTL1_VAL */
  129. 0xF0048483, /* DRAMC_CONF1_VAL */
  130. 0xA00632D1, /* DRAMC_DDR2CTL_VAL */
  131. 0xBF080401, /* DRAMC_TEST2_3_VAL */
  132. 0x01806C3F, /* DRAMC_CONF2_VAL */
  133. 0xD1642342, /* DRAMC_PD_CTRL_VAL */
  134. 0x00008888, /* DRAMC_PADCTL3_VAL */
  135. 0x88888888, /* DRAMC_DQODLY_VAL */
  136. 0x00000000, /* DRAMC_ADDR_OUTPUT_DLY */
  137. 0x00000000, /* DRAMC_CLK_OUTPUT_DLY */
  138. 0x01000510, /* DRAMC_ACTIM1_VAL*/
  139. 0x07800000, /* DRAMC_MISCTL0_VAL*/
  140. 0x04002600, /* DRAMC_ACTIM05T_VAL*/
  141. {0x20000000,0x20000000,0,0}, /* DRAM RANK SIZE */
  142. {0,0,0,0,0,0,0,0,0,0}, /* reserved 10 */
  143. 0x00C30001, /* LPDDR2_MODE_REG1 */
  144. 0x00060002, /* LPDDR2_MODE_REG2 */
  145. 0x00020003, /* LPDDR2_MODE_REG3 */
  146. 0x00000006, /* LPDDR2_MODE_REG5 */
  147. 0x00FF000A, /* LPDDR2_MODE_REG10 */
  148. 0x0000003F, /* LPDDR2_MODE_REG63 */
  149. } ,
  150. //KHN6405FS-HKc1
  151. {
  152. 0x0, /* sub_version */
  153. 0x0202, /* TYPE */
  154. 7, /* EMMC ID/FW ID checking length */
  155. 0, /* FW length */
  156. {0xAD,0xDE,0x14,0xA7,0x42,0x4A,0xAD,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* NAND_EMMC_ID */
  157. {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}, /* FW_ID */
  158. 0x00001012, /* EMI_CONA_VAL */
  159. 0xAA00AA00, /* DRAMC_DRVCTL0_VAL */
  160. 0xAA00AA00, /* DRAMC_DRVCTL1_VAL */
  161. 0x44584493, /* DRAMC_ACTIM_VAL */
  162. 0x01000000, /* DRAMC_GDDR3CTL1_VAL */
  163. 0xF0048483, /* DRAMC_CONF1_VAL */
  164. 0xA00632D1, /* DRAMC_DDR2CTL_VAL */
  165. 0xBF080401, /* DRAMC_TEST2_3_VAL */
  166. 0x01806C3F, /* DRAMC_CONF2_VAL */
  167. 0xD1642342, /* DRAMC_PD_CTRL_VAL */
  168. 0x00008888, /* DRAMC_PADCTL3_VAL */
  169. 0x88888888, /* DRAMC_DQODLY_VAL */
  170. 0x00000000, /* DRAMC_ADDR_OUTPUT_DLY */
  171. 0x00000000, /* DRAMC_CLK_OUTPUT_DLY */
  172. 0x01000510, /* DRAMC_ACTIM1_VAL*/
  173. 0x07800000, /* DRAMC_MISCTL0_VAL*/
  174. 0x04002600, /* DRAMC_ACTIM05T_VAL*/
  175. {0x20000000,0,0,0}, /* DRAM RANK SIZE */
  176. {0,0,0,0,0,0,0,0,0,0}, /* reserved 10 */
  177. 0x00C30001, /* LPDDR2_MODE_REG1 */
  178. 0x00060002, /* LPDDR2_MODE_REG2 */
  179. 0x00020003, /* LPDDR2_MODE_REG3 */
  180. 0x00000006, /* LPDDR2_MODE_REG5 */
  181. 0x00FF000A, /* LPDDR2_MODE_REG10 */
  182. 0x0000003F, /* LPDDR2_MODE_REG63 */
  183. } ,
  184. };
  185. #endif /* __CUSTOM_EMI__ */