| 123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102 |
- ;*****************************************************************************
- ; Copyright Statement:
- ; --------------------
- ; This software is protected by Copyright and the information contained
- ; herein is confidential. The software may not be copied and the information
- ; contained herein may not be used or disclosed except with the written
- ; permission of MediaTek Inc. (C) 2011
- ;
- ;*****************************************************************************
- ;=================================================
- ; Specify Core Number
- ;=================================================
- &NR_CPUS=1
- ; cluster 0 corebase: 0x8007000, 0x8007200, 0x8007400, 0x8007600
- ; cluster 1 corebase: 0x8009000, 0x8009200, 0x8009400, 0x8009600
- ;=================================================
- ; Initialize CPU
- ;=================================================
- SYStem.RESet;
- SYStem.Option ENRESET ON;
- SYStem.Option ResBreak OFF;
- SYStem.Option WaitReset OFF;
- SYStem.JtagClock 10.MHz;
- SYStem.CPU Ananke;
- if &NR_CPUS==1
- (
- SYStem.CONFIG CORENUMBER 1;
- SYStem.CONFIG COREBASE 0x8E010000;
- SYStem.CONFIG CTIBASE 0x8E020000;
- )
- ;=================================================
- ; Attach and Stop CPU
- ;=================================================
- SYSTEM.UP
- SETUP.IMASKHLL ON
- SETUP.IMASKASM ON
- ;=================================================
- ; Initialize EMI
- ;=================================================
- &init_emi=0 ; 0: not init
- ; 1: init
- IF &init_emi==1
- (
- do MT6768_FPGA_DDR.cmm
- )
- ;=================================================
- ; register
- ;=================================================
- &RGU=0x10007000
- ;=================================================
- ; disable wdt (debug purpose)
- ;=================================================
- D.S SD:&RGU+0x0000 %LE %LONG 0x22000064
- ; for pmic power latch (RGU + 0xA4)
- D.S SD:&RGU+0x00A4 %LE %LONG 0x66000001
- ;=================================================
- ; L3C share sram init
- ;=================================================
- ; Turn off MMU
- ;D.S C15:0x1 0x00C50838
- ; L3C share enable
- D.S SD:0x0C53C8D0 %LE %LONG 0x00070300
- ;=================================================
- ; Load Preloader Symbol
- ;=================================================
- Y.SPATH.RESET ; reset all source path
- Y.SPATH.SRD ../../platform/mt6768/src/init
- Y.SPATH.SRD ../../platform/mt6768/src/core
- Y.SPATH.SRD ../../platform/mt6768/src/drivers
- Y.SPATH.SRD ../../platform/mt6768/src/security
- Y.SPATH.SRD ../../custom/evb6768_64
- Break.Select Program OnChip
- Break.Select Hll OnChip
- Break.Select Spot OnChip
- Break.Select Read OnChip
- Break.Select Write OnChip
- R.S T 0
- print "loading pre-loader image"
- d.load.elf ../../../../../../../../out/target/product/evb6768_64/obj/PRELOADER_OBJ/bin/preloader_evb6768_64.elf
- r.s pc 0x00201000
- ;winclear
- d.l
- ;go
- enddo
|
